74ACT11590 8-BIT BINARY COUNTER WITH REGISTERED 3-STATE OUTPUTS SCAS195 – D3989, MARCH 1992 – REVISED APRIL 1993

 Inputs Are TTL-Voltage Compatible Parallel Registered Outputs 	DW OR N PACKAGE (TOP VIEW)
 Internal Counters Have Direct Clear 	
 Flow-Through Architecture Optimizes PCB Layout 	Q _C [2 19] CCK Q _D [3 18] <u>CCKE</u> N
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	GND [] 4 17] CCLR GND [] 5 16] V _{CC}
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	GND [] 6 15 [] V _{CC} GND [] 7 14] OE Q _E [] 8 13 [] RCK
500-mA Typical Latch-Up Immunity at 125°C	$Q_{\rm F}$ $[] 9$ 12 $[]$ RCO
 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs 	Q_{G} $\begin{bmatrix} 10 & 11 \end{bmatrix} Q_{H}$

description


The 74ACT11590 contains an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register.

The binary counter features a direct clear (\overline{CCLR}) input and a count-enable (\overline{CCKEN}) input. For cascading, a ripple-carry (\overline{RCO}) output is provided. Expansion is easily accomplished for two stages by connecting \overline{RCO} of the first stage to \overline{CCKEN} of the second stage. Cascading for larger count chains can be accomplished by connecting \overline{RCO} of each stage to CCK of the following stage.

Both the register and the counter have individual positive-edge-triggered clocks. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

The 74ACT11590 is characterized for operation from -40° C to 85° C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1993, Texas Instruments Incorporated

2–1

SCAS195 – D3989, MARCH 1992 – REVISED APRIL 1993

logic diagram (positive logic)





10 0 — Count -

0 1 2

9

8

SCAS195 - D3989, MARCH 1992 - REVISED APRIL 1993

CCKEN CCLR 255 10 9 0 0 CLK RCK OE Q_A Q_B QC Q_D Q_E Q_F Q_{G} QH RCO **Counter Clear** Outputs Disabled ►

typical operating sequence



7 -▶◀- Inhibit -▶◀

3

Count

35

6

2

0

1

SCAS195 - D3989, MARCH 1992 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±225 mA
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



SCAS195 - D3989, MARCH 1992 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T _A = 25°C			MIN	мах	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	IVIIIN	WAA	UNIT
	I _{OH} = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	1011 - 24 mA	4.5 V	3.94			3.8		V
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
loz	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		3				pF
Co	$V_{O} = V_{CC}$ or GND	5 V		11				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A =	T _A = 25°C		T _A = 25°C		МАХ	
			MIN	MAX	MIN	MAX			
fclock	Clock frequency, CCK or RCK		0	80	0	80	MHz		
+	Pulse duration	CCK or RCK high or low	6.3		6.3		200		
t _W		CCLR low	8.4		8.4		ns		
	Setup time	CCKEN low before CCK [↑]	5.1		5.1				
t _{su}		CCLR high before CCK1	1.6		1.6		ns		
		CCK [↑] before RCK [↑] §	5.5		5.5				
th	Hold time	CCKEN low after CCK [↑]	0.6		0.6		ns		

§ This setup time ensures that the register will see stable data from the counter outputs. The clocks may be tied together, in which case the register will be one clock pulse behind the counter.



74ACT11590 **8-BIT BINARY COUNTER** WITH REGISTERED 3-STATE OUTPUTS SCAS195 – D3989, MARCH 1992 – REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T _A = 25°C			MIN	мах	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVITIN	WAA	UNIT
f _{max}	CCK or RCK		80			80		MHz
^t PLH	ССК	RCO	4.5	8	11	4.5	13	ns
^t PHL	CON		5.1	9	13.8	5.1	16.4	115
^t PLH	CCLR	RCO	3.5	7	11	3.5	13.1	ns
^t PLH	RCK	Q	4.6	8	11.1	4.6	13	ns
^t PHL		Q	3.9	7.6	11.8	3.9	13.9	115
^t PZH		Q	4	8.3	13.2	4	15.6	
^t PZL	OE	Q	3.8	8.2	13.9	3.8	16.2	ns
^t PHZ	OE	Q	5.3	8	10.3	5.3	11.5	
^t PLZ	UE		6.1	9.1	11.5	6.1	13	ns
^t PLH	CCKEN	RCO	3.8	6.8	9.7	3.8	11.2	
^t PHL		RUU	2.8	7.6	11	2.8	12.8	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	ТҮР	UNIT	
C _{pd} Power dissipation capacitance	Outputs enabled	0. 50 -5	f _ 1 MU7	66	~F
	Outputs disabled	C _L = 50 pF,	f, f = 1 MHz	42	p⊢



SCAS195 - D3989, MARCH 1992 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated