
SCAS189A - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments
 Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes
 PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16241 are 16-bit buffers or line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and complementary output-enable (OE and $\overline{\text{OE}}$) inputs.

54ACT16241 . . . WD PACKAGE 74ACT16241 . . . DL PACKAGE (TOP VIEW)



The 74ACT16241 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16241 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16241 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




FUNCTION TABLES

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	Χ	Z


logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)0.	$.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

54ACT16241, 74ACT16241 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS189A - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

		54	ACT162	41	74ACT16241		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
V _{IL}	Low-level input voltage		Š	0.8			0.8	V
VI	Input voltage	0	PA	VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
ЮН	High-level output current		57	-24			-24	mA
loL	Low-level output current	2	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	գ = 25°C	54ACT	16241	74ACT	16241	LINUT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MAX	MIN	MAX	MIN	MAX	UNIT
VOH			4.4		4.4		4.4		
	IOH = -50 μA	5.5 V	5.4		5.4		5.4		
	Jan - 24 mA	4.5 V	3.94		3.8		3.8		V
	I _{OH} = -24 mA	5.5 V	4.94		4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V			3.85	N.	3.85		
	In. 50 uA			0.		0.1		0.1	
VOL	IOL = 50 μA	5.5 V		0.	1	0.1		0.1	
	lo 24 mA	4.5 V		0.3	5 6	0.44		0.44	V
	I _{OL} = 24 mA	5.5 V		0.3	3	0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V			130	1.65		1.65	
lį	V _I = V _{CC} or GND	5.5 V		±0.	1 4	±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V		±0.	5	±5		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			3	80		80	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		0.9	9	1		1	mA
Ci	V _I = V _{CC} or GND	5 V		4.5					pF
Co	$V_O = V_{CC}$ or GND	5 V		13					pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	54ACT	16241	74ACT	16241	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	V	3.3	6.5	8.4	3.3	9.5	3.3	9.5	ns
^t PHL		Ť	2.3	6.3	8.2	2.3	9.1	2.3	9.1	110
^t PZH	OE or OE	V	2.3	6.5	8.3	2.3	9.4	2.3	9.4	20
^t PZL		Ť	2.9	7.3	9.3	2.9	10.5	2.9	10.5	ns
^t PHZ		V	4.3	8.9	10.6	4.3	11.6	4.3	11.6	200
t _{PLZ}	OE or OE	ſ	4	8.1	9.8	4	10.7	4	10.7	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C . Dower dissinction conscitones	Dower discinction conscitance	Outputs enabled	C: 50 mE		43	~F
Cpd	d Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$,	f = 1 MHz	10	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated