- Load and Unload Clocks Can Be Asynchronous or Coincident
- Low-Power Advanced CMOS Technology
- 1024 Words × 18 Bits
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags

- Fast Access Times of 30 ns With a 50-pF Load
- Fall-Through Time Is 20 ns Typical
- Data Rates From 0 to 40 MHz
- High-Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 68-Pin PLCC (FN) and 80-Pin Thin Quad Flat (PN) Packages

FN PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated



PN PACKAGE

NC - No internal connection

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7802 is a 1024-word by 18-bit FIFO for high-speed applications. It processes data in a bit-parallel format at rates up to 40 MHz and access times of 30 ns.

Data is written into the FIFO memory on a low-to-high transition on the load-clock (LDCK) input and is read out on a low-to-high transition on the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, LDCK has no effect on the data in the memory; when the memory is empty, UNCK has no effect.

A low level on the reset (RESET) input resets the FIFO internal clock stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The Q outputs are noninverting and are in the high-impedance state when the output-enable (OE) input is low.

When writing to the FIFO after a reset pulse or when the FIFO is empty, the first active transition on LDCK drives EMPTY high and causes the first word written to the FIFO to appear on the Q outputs. An active transition on UNCK is not required to read the first word written to the FIFO. Each subsequent read from the FIFO requires an active transition on UNCK.

The SN74ACT7802 can be cascaded in the word-width direction but not in the word-depth direction.

The SN74ACT7802 is characterized for operation from 0°C to 70°C.



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



functional block diagram



Terminal Functions

TE	TERMINAL		DESCRIPTION				
NAME	NO.†	I/O	DESCRIPTION				
AF/AE	33	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 256 can be used for the almost-empty almost-full offset (X). AF/AE is high when memory contains X or less words or $(1024 - X)$ or more words. AF/AE is high after reset.				
DAF	27	Ι	Define almost full flag. The high-to-low transition of DAF stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With DAF held low, a low pulse on RESET defines AF/AE using X.				
D0-D17	7–15, 17, 19–26	I	18-bit data input port				
EMPTY	66	0	Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low.				
FULL	35	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.				
HF	36	0	Half-full flag. HF is high when the FIFO memory contains 512 or more words. HF is low after reset.				
LDCK	29	Ι	Load clock. Data is written to the FIFO on the rising edge of LDCK when $\overline{\text{FULL}}$ is high.				
OE	2	Ι	Output enable. When OE is low, the data outputs are in the high-impedance state.				
Q0-Q17	38-39, 41-42, 44, 46-47, 49-50, 52-53, 55-56, 58-59, 61, 63-64	0	18-bit data output port				
RESET	1	I	Reset. A low level on $\overrightarrow{\text{RESET}}$ resets the FIFO and drives AF/AE and $\overrightarrow{\text{FULL}}$ high and HF and $\overrightarrow{\text{EMPTY}}$ low.				
UNCK	5	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.				
† Pin numbe	ers shown are for th	ne FN pa	ackage.				



offset value values for AF/AE

The FIFO memory status is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full; the EMPTY output is low when the memory is empty. The HF output is high when the memory contains 512 or more words and low when it contains less than 512 words. The level of the AF/AE flag is determined by both the number of words in the FIFO and a user-definable offset X. AF/AE is high when the FIFO is almost full or almost empty, i.e., when it contains X or less words or (1024 - X) or more words. The almost-full/almost-empty offset value is either user-defined or the default value of 256; it is programmed during each reset cycle as follows:

user-defined X:

Take DAF from high to low.

If RESET is not already low, take RESET low.

With DAF held low, take RESET high. This defines the AF/AE flag using X.

default X:

To redefine the AF/AE flag using the default value of X = 256, hold \overline{DAF} high during the reset cycle.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage, V _I	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			´ACT7802-25		′ACT7802-40		′ACT7802-60			
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V	
VIH	High-level input	voltage	2		2		2		V	
VIL	Low-level input	voltage		0.8		0.8		0.8	V	
ЮН	High-level outpu	ut current		-8		-8		-8	mA	
IOL	Low-level output	t current		16		16		16	mA	
fclock	Clock frequency	/	40		25		16.7		MHz	
		LDCK high or low	10		14		20		ns	
	Pulse duration	UNCK high or low	10		14		20			
t _W		DAF high	10		10		10			
		RESET low	20		25		25			
		D0−D7 before LDCK [↑]	4		5		5			
		RESET inactive (high) before LDCK↑	5		5		5			
t _{su}	Setup time	Define AF/AE: D0–D8 before $\overline{\text{DAF}}\downarrow$	5		5		5		ns	
		Define AF/AE: DAF↓ before RESET↑	7		7		7			
		Define AF/AE (default): DAF high before RESET	5		5		5			
		D0-D7 after LDCK↑	1		2		2			
+ .	Hold time	Define AF/AE: D0–D8 after $\overline{DAF}\downarrow$	0		0		0			
th	riola line	Define AF/AE: DAF low after RESET	0		0		0		ns	
		Define AF/AE (default): DAF high after RESET↑	0		0		0			
Τ _Α	Operating free-a	air temperature	0	70	0	70	0	70	°C	



SN74ACT7802 1024×18 STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS187B - AUGUST 1990 - REVISED SEPTEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITI	ONS	MIN	түр†	MAX	UNIT
VOH	V _{CC} = 4.5 V,	I _{OH} = – 8 mA		2.4			V
VOL	V _{CC} = 4.5 V,	I _{OL} = 16 mA				0.5	V
Ц	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } 0$				±5	μA
I _{OZ}	V _{CC} = 5.5 V,	$V_{O} = V_{CC} \text{ or } 0$				±5	μA
lcc‡	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$					400	μA
ΔI_{CC}^{\ddagger}	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			1	mA
Ci	$V_{I} = 0,$	f = 1 MHz			4		pF
Co	V _O = 0,	f = 1 MHz			8		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] I_{CC} tested with outputs open

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (see Figures 4 and 5)

	FROM	то	´ACT7802-25		'ACT7802-40		′ACT7802-60			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}	LDCK or UNCK		40			25		16.7		MHz
^t pd	LDCK [↑]	Any Q	8	20	30	8	35	8	45	ns
^t pd	UNCK↑	Any Q	12		30	12	35	12	45	ns
tpd§	UNCK↑	Any Q		21						ns
^t PLH	LDCK↑	EMDTV	4		18	4	20	4	22	
^t PHL	UNCK↑	EMPTY	2		18	2	20	2	22	ns
^t PHL	RESET↓	EMPTY	2		18	2	20	2	22	ns
^t PHL	LDCK [↑]	FULL	4		18	4	20	4	22	ns
	UNCK↑	FULL	4		17	4	19	4	21	ns
^t PLH	RESET↓		2		17	2	19	2	21	
. .	LDCK [↑]	AF/AE	2		20	2	22	2	24	
^t pd	UNCK↑	AF/AE	2		20	2	22	2	24	ns
^t PLH	RESET↓	AF/AE	2		17	2	19	2	21	ns
^t PLH	LDCK [↑]	HF	2		18	2	20	2	22	ns
t =	UNCK↑		2		18	2	20	2	22	ns
^t PHL	RESET↓	HF	2		17	2	19	2	21	
t _{en}	OE	Any Q	2		12	2	14	2	16	ns
^t dis	OE	Any Q	2		14	2	16	2	18	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. § This parameter is measured with C_L = 30 pF (see Figure 1).

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitancer per channel	CL = 50 pF, f = 5 MHz	65	pF







Figure 1



Figure 2



TYPICAL CHARACTERISTICS

calculating power dissipation

The maximum power dissipation (P_T) of the SN74ACT7802 can be calculated by:

 $\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma(\mathsf{C}_{\mathsf{pd}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{i}}) + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$

where:

power-down I_{CC} maximum ICC =

- Ν = number of inputs driven by a TTL device
- ΔI_{CC} = increase in supply current
- = duty cycle of inputs at a TTL high level of 3.4 V dc
- C_{pd} C_L power dissipation capacitance
- = output capacitive load
- f_i = data input frequency
- = data output frequency fo





Figure 3. Word-Width Expansion: 1024 Word by 36 Bit



PARAMETER MEASUREMENT INFORMATION





TOTEM-POLE OUTPUTS





LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	IETER	R1, R2	c _L †	S1	
+	^t PZH	500 Ω	50 pF	Open	
ten	^t PZL	500 22	50 pr	Closed	
+	^t PHZ	500 Ω	50 pF	Open	
^t dis	^t PLZ	500 22	50 pF	Closed	
^t pd		500 Ω	50 pF	Open	

[†] Includes probe and test-fixture capacitance

Figure 5. 3-State Outputs (Any Q)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated