SCAS176A - JANUARY 1991 - REVISED APRIL 1996


- Members of the Texas Instruments
  Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

### description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

The 'ACT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs follow the data (D) inputs. Each 10-bit flip-flop section has a buffered output-enable ( $\overline{10E}$  or  $\overline{20E}$ ) input that can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

54ACT16821 ... WD PACKAGE 74ACT16821 ... DL PACKAGE (TOP VIEW)



OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16821 is packaged in the TI shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16821 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16821 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



## FUNCTION TABLE (each 10-bit flip-flop)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	<b>↑</b>	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	X	Χ	Z


### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



To Nine Other Channels



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)–(	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)(	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±500 mA
Maximum package power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

### 54ACT16821, 74ACT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS176A - JANUARY 1991 - REVISED APRIL 1996

### recommended operating conditions (see Note 3)

		54ACT16821			74ACT16821			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
VIL	Low-level input voltage		3	0.8			8.0	V
٧ <sub>I</sub>	Input voltage	0	PA	VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
Іон	High-level output current		57/	-24			-24	mA
loL	Low-level output current		5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	1,,	T,	<sub>Δ</sub> = 25°C	54ACT16821	74ACT16821	UNIT
PARAMETER		VCC	MIN	TYP MAX	MIN MAX	MIN MAX	
	Jan. 50	4.5 V	4.4		4.4	4.4	
	I <sub>OH</sub> = -50 μA	5.5 V	5.4	-	5.4	5.4	
Voн	Jan 24 mA	4.5 V	3.94		3.8	3.8	V
	I <sub>OH</sub> = -24 mA	5.5 V	4.94		4.8	4.8	
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V			3.85	3.85	
	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	
	ΙΟΣ = 30 μΑ	5.5 V		0.1	0.1	0.1	
VOL	lo 24 mA	4.5 V		0.36	0.44	0.44	V
	I <sub>OL</sub> = 24 mA	5.5 V		0.36	0.44	0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V			1.65	1.65	
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V		±0.5	±5	±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		8	80	80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		0.9	1	1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3			pF
Ci	$V_O = V_{CC}$ or GND	5 V		11			pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		°C 54ACT168		821 74ACT16821		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	70	0	70	0	70	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	7		7	15.71	7		ns
t <sub>su</sub>	Setup time, data before CLK↑	7.5		7.5	110	7.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.5		0.5		0.5		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCAS176A - JANUARY 1991 - REVISED APRIL 1996


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT16821		74ACT16821		UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			70			70	N.	70		MHz
<sup>t</sup> PLH	CLK	Any Q	4.5	8.8	12	4.5	13.4	4.5	13.4	nc
<sup>t</sup> PHL			5.2	9.5	12.6	5.2	2 14	5.2	14	ns
<sup>t</sup> PZH	ŌĒ	Any Q	2.8	8.6	10.8	2.8	11.9	2.8	11.9	20
t <sub>PZL</sub>			4	9.7	13.3	4	14.7	4	14.7	ns
<sup>t</sup> PHZ	ŌĒ	Am. 0	5.4	8.3	10	5.4	10.7	5.4	10.7	20
tPLZ	OE	Any Q	4.7	7.6	9.3	4.7	10	4.7	10	ns

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER			TEST COM	TYP	UNIT	
C <sub>pd</sub> Pow	Dower discination consolitance per flip flep	Outputs enabled	CL = 50 pF,	f = 1 MHz	41	pF
	Power dissipation capacitance per flip-flop	Outputs disabled	CL = 50 pr,		25	рг

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated