54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS174A - MAY 1991 - REVISED APRIL 1996

- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Provide Extra Bus Driving/Latches
 Necessary for Wider Address/Data Paths or
 Buses With Parity
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) Packages, 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ACT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

54ACT16841 . . . WD PACKAGE 74ACT16841 . . . DGG OR DL PACKAGE (TOP VIEW)

	T	\mathcal{T}
10E	[] 1 `	56 1LE
1Q1	2	55 🛮 1D1
1Q2	3	54 🛮 1D2
GND	4	53 GND
1Q3	5	52 🛮 1D3
1Q4	6	51 🛮 1D4
V_{CC}	7	50 🛮 V _{CC}
1Q5	8	49 🛮 1D5
1Q6	9	48 🛮 1D6
1Q7	10	47 🛮 1D7
GND	11	46 🛮 GND
1Q8	12	45 🛮 1D8
1Q9	13	44 🛮 1D9
1Q10	14	43 🛮 1D10
2Q1	15	42 🛮 2D1
2Q2	16	41 🛮 2D2
2Q3	17	40 2D3
GND	18	39 🛮 GND
2Q4	19	38 🛮 2D4
2Q5	20	37 🛮 2D5
2Q6	21	36 🛮 2D6
V_{CC}	22	35 🛮 V _{CC}
2Q7	23	34 🛮 2D7
2Q8	24	33 🛮 2D8
GND	25	32 GND
2Q9	26	31 🛮 2D9
2Q10	27	30 2D10
2 <mark>OE</mark>	28	29 2LE

A buffered output-enable $(1\overline{OE} \text{ or } 2\overline{OE})$ input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCAS174A - MAY 1991 - REVISED APRIL 1996

description (continued)


The 74ACT16841 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16841 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16841 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 10-bit latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	. –0.5 V to V_{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	. -0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	$\dots \dots \pm 500 \text{ mA}$
Maximum package power dissipation at T _A = 55°C (in still air) (see Note 2): DGG page	ckage 1 W
DL packa	age 1.4 W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		54.	ACT1684	1 1	74ACT16841		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		4	2			V
VIL	Low-level input voltage		Š	0.8			0.8	V
VI	Input voltage	0	PA	VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
lOH	High-level output current		3	-24			-24	mA
loL	Low-level output current	20.	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS174A - MAY 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			54ACT	16841	74ACT	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	I _{OH} =-50 μA	4.5 V	4.4			4.4		4.4		
	ΙΟΗ =-50 μΑ	5.5 V	5.4			5.4		5.4		
Voн	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
3. .	10H = -24 IIIA	5.5 V	4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	151	3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 30 μΑ	5.5 V			0.1	4	0.1		0.1	
V _{OL}	I _{OL} = 24 mA	4.5 V			0.36	70,	0.44		0.44	V
	10L = 24 IIIA	5.5 V			0.36	Q _C	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				d'a	1.65	4.4 5.4 3.8 4.8 3.85 0.1 0.1 0.44 4 0.44 6 1.65 ±1 5 ±5		
lį	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
∆l _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
C _i	V _I = V _{CC} or GND	5 V		3						pF
Co	V _O = V _{CC} or GND	5 V		11						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				25°C	54ACT	16841	74ACT	16841	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	se duration, LE high			4	4	4		ns
t _{su}	Setup time, data before LE↓		1.5		1.5	7.11	1.5		ns
t _h Hold time, data after LE↓	High	3		3	7,	3		no	
th th	noiù time, uata arter LE√	Low	4.5		4.5		4.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	λ = 25°C	;	54ACT	16841	74ACT	16841	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	4	7.1	10.3	4	11.8	4	11.8	ne
^t PHL	ט	Q	3.2	6.9	11	3.2	12.2	3.2	12.2	ns
^t PLH	LE	Q	4.5	7.7	11.3	4.5	12.7	4.5	12.7	200
^t PHL			4.3	7.8	11.4	4.3	12.7	4.3	12.7	ns
^t PZH	ŌĒ	0	3.1	6.4	10.1	3.1	11.3	3.1	11.3	20
t _{PZL}		Q	3.8	7.6	12.1	3.8	13.7	3.8	13.7	ns
^t PHZ	1	Q	4	7.3	9.5	4	10.2	4	10.2	20
^t PLZ	ŌĒ	ά	4	6.8	8.9	4	9.6	4	9.6	ns




[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SCAS174A - MAY 1991 - REVISED APRIL 1996

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C . Dower discinction conscitones	Outputs enabled	C ₁ = 50 pF. f = 1 MHz		41	pF	
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$,	f = 1 MHz	10	pΓ

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated