74AC16623 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS172 – D3680, JANUARY 1991 – REVISED APRIL 1993

DL PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus™ Familv Packaged in Plastic 300-mil Shrink 48 1 10EBA 10EAB **Small-Outline Package Using 25-mil** 47 🛛 1A1 1B1 [2 **Center-to-Center Pin Spacings** 46 **1**A2 1B2 🛛 3 Flow-Through Architecture Optimizes GND 4 45 GND **PCB** Layout 44 🛛 1A3 1B3 5 Distributed V_{CC} and GND Pin Configuration 43 🛛 1A4 1B4 6 Minimizes High-Speed Switching Noise 42 🛛 V_{CC} VccL 7 41 **1** 1A5 1B5 8 • EPIC[™] (Enhanced-Performance Implanted 40**1**1A6 1B6 **9** CMOS) 1-µm Process GND 10 39 GND • 500-mA Typical Latch-Up Immunity 38 1A7 1B7 🛛 11 at 125°C 37 **1** 1A8 1B8 112 36 2A1 description 2B1 11 13 2B2 11 35 2A2 The 74AC16623 is a 16-bit transceiver designed 34 GND GND 15 for asynchronous communication between data 2B3 16 33 2A3 buses. The control function implementation allows 32**[]** 2A4 2B4 🛛 17 for maximum flexibility in timing. V_{CC} [] 18 31 V_{CC} 2B5 🛛 19 30 2A5 This device can be used as two 8-bit transceivers 29 2A6 2B6 20 or one 16-bit transceiver. It allows data GND 1 21 28 GND transmission from the A bus to the B bus or from 2B7 🛛 22 27 2A7 the B bus to the A bus, depending upon the logic 2B8 🛛 23 26 2A8 level at the output-enable (OEBA and OEAB) 20EAB 24 25 20EBA inputs. The output-enable inputs can be used to disable the device so that the buses are effectively

The dual-enable configuration gives the bus transceiver the capability to store data by simultaneous enabling of \overline{OEBA} and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines will remain at their last states.

The 74AC16623 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 74AC16623 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE
(each 8-bit section)

(each o-bh section)							
INP	UTS						
OEBA	OEAB	OPERATION					
L	L	B data to A bus					
н	н	A data to B bus					
н	L	Isolation					
L	н	B data to A bus, A data to B bus					

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

isolated.



Copyright © 1993, Texas Instruments Incorporated

74AC16623 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS172 - D3680, JANUARY 1991 - REVISED APRIL 1993

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots $
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air) .	0.85 W
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 5.5 V$	3.85			
	Low-level input voltage	$V_{CC} = 3 V$			0.9	
VIL		$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 5.5 V$			1.65	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			-4	
ЮН	High-level output current	$V_{CC} = 4.5 V$			-24	mA
		$V_{CC} = 5.5 V$			-24	
		$V_{CC} = 3 V$			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		$V_{CC} = 5.5 V$			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V
T _A	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			Vee	T/	TA = 25°C				UNIT
F/	ARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	UNIT
			3 V	2.9			2.9		
		I _{OH} = - 50 μA	4.5 V	4.4			4.4		
			5.5 V	5.4			5.4		
∨он		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
			4.5 V	3.94			3.8		
		$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		
		I _{OH} = -75 mA†	5.5 V				3.85		
			3 V			0.1		0.1	
		I _{OL} = 50 μA	4.5 V			0.1		0.1	
			5.5 V			0.1		0.1	
VOL		I _{OL} = 12 mA	3 V			0.36		0.44	
		1	4.5 V			0.36		0.44	
		I _{OL} = 24 mA	5.5 V			0.36		0.44	
		I _{OL} = 75 mA [†]	5.5 V					1.65	
Ιį	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ
I _{OZ} ‡	A or B ports	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
ICC	•	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μA
Ci	Control inputs	VI = VCC or GND	5 V		4.5				pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		16				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.



74AC16623 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS172 - D3680, JANUARY 1991 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	
^t PLH	A or B	B or A	2.7	8.1	10	2.7	11.2	ns
^t PHL	A OI B	BUR	3.1	9.3	11.4	3.1	12.5	115
^t PZH	OEBA	А	2.7	8.3	10.3	2.7	11.5	20
^t PZL		A	3.5	11.8	14.2	3.5	15.6	ns
^t PHZ	OEBA	А	4.8	7.7	9.3	4.8	9.9	-
^t PLZ		A	4.1	7.5	9.2	4.1	9.8	ns
^t PZH	OEAB	В	2.8	8.1	9.9	2.8	11.1	ns
^t PZL	OEAB	d	3.8	10.7	14.1	3.8	15.1	115
^t PHZ	OEAB	В	4.7	7.5	9.1	4.7	9.5	ns
^t PLZ	OLAB	ت	4.3	7.3	8.9	4.3	9.3	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	Т	ן = 25°C	;	MIN	МАХ	UNIT
FARAIMETER	(INPUT)		MIN	TYP	MAX	WIIN	IVIAA	UNIT
^t PLH	A or B	B or A	2.3	5.1	6.9	2.3	7.7	ns
^t PHL	AUB	BUIA	2.6	6	7.8	2.6	8.6	115
^t PZH	OEBA	А	2.1	5.3	6.8	2.1	7.6	ns
^t PZL		A	2.8	6.9	8.5	2.8	9.4	115
^t PHZ	OEBA	А	4.7	6.9	8.4	4.7	8.9	2
^t PLZ		A	4	6.3	7.7	4	8.2	ns
^t PZH	OEAB	В	2.3	5.2	6.7	2.3	7.5	ns
^t PZL	OEAB	в	3	6.7	8.4	3	9.3	115
^t PHZ	OEAB	В	4.5	6.9	8.4	4.5	8.9	ns
^t PLZ	OLAD	0	4	6.2	7.6	4	7.9	115

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	ТҮР	UNIT
	Outputs enabled	C _I = 50 pF. f = 1 MHz	47	۶F	
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	8	рг



 $2 \times V_{CC}$ 0 TEST **S**1 **S1 500** Ω O Open Open tPLH/tPHL From Output $\Lambda \Lambda \Lambda$ $2 \times V_{CC}$ tPLZ/tPZL Under Test 0 GND GND tPHZ/tPZH $C_L = 50 \text{ pF}$ ≶ **500** Ω (see Note A) LOAD CIRCUIT Output Vcc Control 50% 50% (low-level 0 V enabling) t_{PZL} Vcc tPLZ -Input Output ≈ Vcc 50% 50% (see Note B) Waveform 1 50% V_{CC} 20% V_{CC} 0 V S1 at $2 \times V_{CC}$ Vol (see Note C) ^tPLH tPHZ -^tPHL tPZH -Output Vон ۷он 50% V_{CC} Waveform 2 80% V_{CC} 50% V_{CC} Output 50% V_{CC} S1 at GND VOL ≈ 0 V (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated