
SCAS171A - MARCH 1987 - REVISED APRIL 1996

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (NT)

DB, DW, NT, OR PW PACKAGE (TOP VIEW)



description

The 74AC11244 is an octal buffer or line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as two 4-bit buffers or one 8-bit buffer, with active-low output-enable (OE) inputs.

When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The 74AC11244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each driver)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Х	Z





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




logic symbol†






[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±50 mA
Continuous current through V _{CC} or GND		±200 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2)): DB package	0.65 W
	DW package	1.7 W
	PW package	0.7 W
	NT package	1.3 W
Storage temperature range, T _{sto}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage				5.5	V
	High-level input voltage	V _{CC} = 3 V	2.1			
٧ _{IH}		V _{CC} = 4.5 V	3.15			V
		V _{CC} = 5.5 V	3.85			
	Low-level input voltage	V _{CC} = 3 V			0.9	
VIL		V _{CC} = 4.5 V			1.35	٧
		V _{CC} = 5.5 V			1.65	
٧ı	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
	High-level output current	V _{CC} = 3 V			-4	
ЮН		V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V			-24	
	Low-level output current	V _{CC} = 3 V			12	
lOL		V _{CC} = 4.5 V			24	mA
	V _{CC} = 5.5 V				24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			MAIN	MAY	UNIT
PARAMETER		vcc	MIN	TYP	MAX	MIN	MAX	UNII
	ΙΟΗ = -50 μΑ	3 V	2.9			2.9		
		4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Vон	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I _{OL} = -24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V_{OL}	I _{OL} = 12 mA	3 V			0.36		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36		0.44	
	10L = 24 IIIA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4				pF
Co	$V_O = V_{CC}$ or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
t _{PLH}	Δ	>	1.5	7.1	9.3	1.5	10.2	ns
^t PHL	A	ı	1.5	6.3	8.6	1.5	9.5	115
^t PZH		>	1.5	8	10.7	1.5	11.8	20
t _{PZL}	ŌĒ	ı	1.5	7.9	10.6	1.5	11.9	ns
^t PHZ	ŌĒ	>	1.5	5.9	7.9	1.5	8.3	nc
t _{PLZ}	OE .	ſ	1.5	7.2	9.4	1.5	9.9	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	TO (OUTPUT)	T _A = 25°C			MIN	MAY	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	IVIIIV	MAX	UNII
^t PLH	Δ.		1.5	4.9	6.7	1.5	7.3	ns
^t PHL	A		1.5	4.5	6.4	1.5	6.9	115
^t PZH			1.5	5.4	7.7	1.5	8.5	nc
tPZL	ŌĒ	1	1.5	5.4	7.6	1.5	8.5	ns
^t PHZ	ŌĒ	V	1.5	5.2	7	1.5	7.3	20
^t PLZ	OE	1	1.5	5.8	7.8	1.5	8.2	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST COI	TYP	UNIT	
C .	Power discipation conscitance per buffer/driver	Outputs enabled	C 50 pF	f = 1 MHz	27	»E
$c_{\sf pd}$	Power dissipation capacitance per buffer/driver	Outputs disabled	$C_L = 50 \text{ pF},$	t = 1 MHz	9	рF

SCAS171A - MARCH 1987 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns. $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated