SCAS170 – D3624, AUGUST 1990 – REVISED APRIL 1993

	CONCINC DOGEN, NO COCINCO NE
 Inputs Are TTL-Voltage Compatible Internal Look-Ahead for Fast Counting 	DW OR N PACKAGE (TOP VIEW)
Carry Output for N-Bit Cascading	
	$\begin{array}{c c} RCO \begin{bmatrix} 1 \\ 2 \end{bmatrix} & 20 \end{bmatrix} \\ \hline CLR \\ Q_{A} \begin{bmatrix} 2 \\ 19 \end{bmatrix} \\ CLK \end{array}$
Fully Synchronous Operation for Counting	Q _A [] 2 19 [] CLK Q _B [] 3 18 [] A
Synchronously Programmable	
 Flow-Through Architecture Optimizes PCB 	
Layout	GND 6 15 VCC
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	
 EPIC ™ (Enhanced-Performance Implanted 	
CMOS) 1-μm Process	QD 9 12 ENP LOAD 1 10 11 ENT
• 500-mA Typical Latch-Up Immunity	
• 500-mA Typical Laten-op inimumity	

- Southar Typical Eaten-Op Initiality at 125°C
 Package Options Include Plastic
- Small-Outline Packages and Standard Plastic 300-mil DIPs

description

This synchronous, presettable 4-bit decade counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock-input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock rising edge regardless of the levels of the enable inputs. The clear function for the 74ACT11160 is asynchronous, and a low level at the clear (CLR) input sets all four of the flip-flop outputs low regardless of the levels of the levels of the clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP and ENT) inputs and a ripple-carry (RCO) output. Both count-enable inputs must be held high to count, and ENT is fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is 9 (HLLH). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.

This counter features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold times.

The 74ACT11160 is characterized for operation from -40° C to 85° C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

state diagram



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to BCD seven
- 3. Count to eight, nine (RCO high), zero, one, two, and three
- 4. Inhibit counting





SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

logic diagram (positive logic)



[†] For the sake of simplicity, the routing of the complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.



SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

logic symbol, each D/T flip-flop (positive logic)



logic diagram, each D/T flip-flop (positive logic)



[†] The origins of the signals LD and CK are shown in the logic diagram of the overall device.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	\ldots -0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND pins	±125 mA
Storage temperature range	−65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS V _{CC}		T _A = 25°C			MIN	MAY	UNIT
PARAMETER		MIN	ТҮР	MAX	MIN	MAX	UNIT	
		4.5 V	4.4			4.4		
	I _{OH} = -50 μA		5.4			5.4		
Vон	0.4	4.5 V	3.94			3.8		V
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL		4.5 V			0.36		0.44	
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	VI = V _{CC} or GND	5.5 V			±0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			0.9		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3.5				pF

[†]Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

			T _A = 25°C		T _A = 25°C		MIN	мах	
			MIN	MAX	WIIN		UNIT		
fclock	Clock frequency		0	100	0	100	MHz		
÷	Pulse duration	CLK high or low	5		5		ns		
tw		CLR low	5		5		115		
	Setup time before CLK1	A, B, C, D	1		1				
		LOAD	7		7				
		ENP, ENT	7		7				
t _{su}		CLR inactive	5		5		ns		
		CLR low	5		5				
		CLR high (inactive)	5		5				
th	Hold time, all synchronous inputs after CLK [↑]		1		1		ns		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V $\,\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	4 = 25°C	;	MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	WIIIN	WIAA	UNIT
f _{max}			100	125		100		MHz
^t PLH	CLK	RCO	3.8	6.9	9.1	3.8	10.1	ns
^t PHL	ULK	KCO	4.4	8.3	10.8	4.4	12	115
^t PLH	CLK	Any Q	2.8	5.8	8.3	2.8	9.1	ns
^t PHL		Ally Q	3.5	6.7	9.1	3.5	10.2	115
^t PLH	ENT	RCO	2.3	4.3	5.6	2.3	6	ns
^t PHL	ENI	KCO	3.1	6.7	9.2	3.1	10.1	115
^t PHL	CLR	Any Q	4.4	8.7	11.9	4.4	13.2	ns
tPHL	CLR	RCO	5.4	10.1	13.2	5.4	14.7	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	TYP	UNIT		
C _{pd}	Power dissipation capacitance per gate	Outputs enabled	C _L = 50 pF,	f = 1 MHz	60	pF



SCAS170 - D3624, AUGUST 1990 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. For testing f_{max} and pulse duration: t_f = 1 to 3 ns, t_f = 1 to 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated