
- Contains Six D-Type Flip-Flops
- Clock Enable Latched to Avoid False Clocking
- Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs

DW OR N PACKAGE (TOP VIEW)



description

These circuits are positive-edge-triggered D-type flip-flops with a clock-enable input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock-enable input (CLKEN) is low.

Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock inputs are at either the high or low level, the data (D) input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the clock-enable (CLKEN) input.


The 74AC11378 is characterized for operation from – 40°C to 85°C.

FUNCTION TABLE (each flip-flop)

IN	IPUTS		OUTPUT
CLKEN	CLK	D	Q
Н	Х	Χ	QO
L	\uparrow	Н	Н
L	\uparrow	L	L
X	L	Χ	QO


EPIC is a trademark of Texas Instruments Incorporated.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±150 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
	VIH High-level input voltage VIL Low-level input voltage VI Input voltage VO Output voltage IOH High-level output current IOL Low-level output current	$V_{CC} = 5.5 \text{ V}$	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65	
٧ _I	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
		V _{CC} = 3 V			-4	
loh	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24	
		V _{CC} = 3 V			12	
lOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	TA	A = 25°C	;	MIN M	MAX	UNIT
FARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
			2.9			2.9		
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		
VOH $I_{OH} = -4 \text{ mA}$ $I_{OL} = -24 \text{ mA}$ $I_{OH} = -75 \text{ mA}^{\dagger}$		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
			4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
					0.1		0.1	
VOL	$I_{OL} = 12 \text{ mA}$	3 V			0.36		0.44	V
		4.5 V			0.36		0.44	
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
ΙĮ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	·		·	pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = :	25°C	BAINI	MAX	UNIT
			MIN	MAX	MIN	WAX	UNII
f _{clock}	Clock frequency		0	90	0	90	MHz
t _W	Pulse duration	CLK high or low	5.5		5.5		ns
	Setup time, before CLK↑	Data	8		8		20
t _{su}		CLKEN high or low	6.5		6.5		ns
4.	Hold time_after CLK↑	Data	0		0		20
t _h		CLKEN high or low	0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				T _A = 25°C		MAX	UNIT
			MIN	MAX	MIN	IVIAA	UNIT
fclock	Clock frequency		0	110	0	110	MHz
t _W	Pulse duration	CLK high or low	4		4		ns
	Setup time, before CLK↑	Data	5		5		20
t _{su}	Setup time, before CLK1	CLKEN high or low	4.5		4.5		ns
4.	Hold time, after CLK↑ Data CLKEN	Data	0		0		20
th		CLKEN high or low	0				ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	ղ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	UNIT
f _{max}			90	115		90		MHz
t _{PLH}	CLK	Any Q	3	7.6	9.5	3	10.9	ne
^t PHL	OLK		3.6	9.8	12.8	3.6	14	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T _A = 25°C	MAX	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
f _{max}			110	140		110		MHz
^t PLH	CLK	Any Q	2.4	4.3	7	2.4	7.7	
^t PHL	CLK		3	6.2	8.8	3	9.7	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	30	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated