SN74ACT2236 1024 × 9 × 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS149A – APRIL 1990 – REVISED SEPTEMBER 1995

- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags

- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 44-Pin PLCC (FN) Package

FN PACKAGE (TOP VIEW)



description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2236 consists of bus-transceiver circuits, two 1024×9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable \overline{OE} and DIR inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the five fundamental bus-management functions that can be performed with the SN74ACT2236.

The SN74ACT2236 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the application report $1K \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SN74ACT2236 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SAB SBA Φ RSTB HFB FIFO B $\textbf{1024}\times\textbf{9}$ DBF AF/AEB EMPTYB FULLB UNCKB LDCKB Q D - B0 **One of Nine Channels To Other Channels** DIR · OE Φ RSTA HFA FIFO A $\textbf{1024}\times\textbf{9}$ DAF AF/AEA EMPTYA FULLA LDCKA UNCKA A0 ----Q D One of Nine Channels To Other Channels

logic diagram (positive logic)



SN74ACT2236 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995

Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AF/AEA, AF/AEB	15, 30	0	Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains X or less words or 1024–X words. AF/AEA is low when FIFO A contains between X + 1 or 1023 – X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.
A0-A8	4-8, 10-13	I/O	A data inputs and outputs
B0-B8	32–35, 37–41	I/O	B data inputs and outputs
DAF, DBF	21, 24	I	Define-flag inputs. The high-to-low transition of $\overline{\text{DAF}}$ stores the binary value on A0–A8 as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of $\overline{\text{DBF}}$ stores the binary value of B0–B8 as the almost-full/almost-empty offset value for FIFO B (Y).
EMPTYA, EMPTYB	20, 25	0	Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty.
FULLA, FULLB	18, 27	0	Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full.
HFA, HFB	16, 29	0	Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words.
LDCKA, LDCKB	17, 28	I	Load clocks. Data on A0–A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on B0–B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory.
DIR, OE	2, 43	I	Enable inputs. DIR and \overline{OE} control the transceiver functions. When OE is high, both A0–A8 and B0–B8 are in the high-impedance state and can be used as inputs. With \overline{OE} low and DIR high, the A bus is in the high-impedance state and B bus is active. When both \overline{OE} and DIR are low, the A bus is active and the B bus is in the high-impedance state.
RSTA, RSTB	22, 23	I	Reset. A reset is accomplished in each direction by taking RSTA and RSTB low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up.
SAB, SBA	1, 44	I	Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.
UNCKA, UNCKB	19, 26	I	Unload clocks. Data in FIFO A is read to $B0-B8$ on a low-to-high transition of UNCKB. Data in FIFO B is read to $A0-A8$ on a low-to-high transition of UNCKB. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory.

programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

user-defined X

Take \overline{DAF} from high to low. This stores A0 thru A8 as X. If RSTA is not already low, take RSTA high. With $\overline{\text{DAF}}$ held low, take $\overline{\text{RSTA}}$ high. This defines the AF/AEA flag using X. To retain the current offset for the next reset, keep DAF low.

default X

To redefine the AF/AE flag using the default value of X = 256, hold \overline{DAF} high during the reset cycle.





ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995 024 ×

SN74ACT2236

[‡] Last valid data stays on outputs when FIFO goes empty due to a read.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 $[\]stackrel{+}{}$ Operation of FIFO B is identical to that of FIFO A.

SN74ACT2236 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS149A – APRIL 1990 – REVISED SEPTEMBER 1995



Figure 1. Bus-Management Functions



CON	TROL	OPERATION						
SAB	SBA	A BUS	B BUS					
L	L	Real-time B to A bus	Real-time A to B bus					
L	н	FIFO B to A bus	Real-time A to B bus					
н	L	Real-time B to A bus	FIFO A to B bus					
н	Н	FIFO B to A bus	FIFO A to B bus					

SELECT-MODE CONTROL TABLE

OUTPUT-ENABLE CONTROL TABLE

CONT	FROL	OPERATION			
DIR	OE	A BUS	B BUS		
Х	Н	Input	Input		
L	L	Output	Input		
н	L	Input	Output		

Figure 1. Bus-Management Functions (Continued)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage: Control inputs	
I/O ports	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Maximum junction temperature, T _J	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN74ACT2236 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS149A – APRIL 1990 – REVISED SEPTEMBER 1995

recommended operating conditions

			ÁCT2	236-20	ACT22	236-30	ÁCT22	236-40	ÁCT22	236-60	LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
lau	High-level output cur-	A or B ports		-8		-8		-8		-8	mA
ЮН	rent	Status flags		-8		-8		-8		-8	IIIA
	Low-level output current	A or B ports		16		16		16		16	mA
IOL		Status flags		8		8		8		8	IIIA
falsal	ck Clock frequency	LDCKA or LDCKB		50		33		25		16.7	MHz
fclock	Clock frequency	UNCKA or UNCKB		50		33		25		16.7	
		RSTA or RSTB low	20		20		25		25		
		LDCKA or LDCKB low	8		10		14		20		
tuu	Pulse duration	LDCKA or LDCKB high	8		10		14		20		ns
tw		UNCKA or UNCKB low	8		10		14		20	20 ns	115
		UNCKA or UNCKB high	8		10		14		20		
		DAF or DBF high	10		10		10		10		
		Data before LDCKA or LDCKB↑	4		4		5		5		ns
		Define AF/AE: D0−D8 before DAF or DBF↓	5		5		5		5		
t _{su}	Setup time	Define AF/AE: DAF or DBF↓ before RSTA or RSTB↑	7		7		7		7		
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5		
		RSTA or RSTB inactive (high) before LDCKA or LDCKB↑	5		5		5		5		
		Data after LDCKA or LDCKB↑	1		1		2		2		
		Define AF/AE: D0−D8 after DAF or DBF↓	0		0		0		0		ns
th	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB↑	0		0		0		0		
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB↑	0		0		0		0		
T _A	Operating free-air temperation	ature	0	70	0	70	0	70	0	70	°C



SN74ACT2236 $1024 \times 9 \times 2$ **ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VOH		V _{CC} = 4.5 V,	I _{OH} = – 8 mA	2.4			V
Vei	Flags	$V_{CC} = 4.5 V,$	I _{OL} = 8 mA			0.5	V
VOL	I/O ports	V _{CC} = 4.5 V,	I _{OL} = 16 mA			0.5	v
Ц		V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } 0$			±5	μA
loz		V _{CC} = 5.5 V,	VO = ACC or 0			±5	μA
Icc‡		$V_{I} = V_{CC} - 0.2 V c$	or O		10	400	μA
∆ICC§	DIR, OE		One input at 3.4 V, Other inputs at V_{CC} or GND			2	mA
TICC 3	Other inputs	V _{CC} = 5.5 V,				1	ША
Ci		$V_{I} = 0,$	f = 1 MHz		4		pF
Co		$V_{O} = 0,$	f = 1 MHz		8		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]I_{CC} tested with outputs open.

§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 4 and 5)

DADAMETER	FROM	то	´Α	CT2236-2	20	'ACT2236-30		'ACT2236-40		′ACT2236-60		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
,	LDCK		50			33		25		16.7		
fmax	UNCK		50			33		25		16.7		MHz
^t pd	LDCK↑, LDCKB↑	B or A	8		23	8	23	8	25	8	27	ns
^t pd	UNCKA↑, UNCKB↑	B or A	10	17	25	10	25	10	35	10	45	ns
^t PLH	LDCK↑, LDCKB↑	EMPTYA, EMPTYB	4		15	4	15	4	17	4	19	ns
^t PHL	UNCKA↑, UNCKB↑	EMPTYA, EMPTYB	2		17	2	17	2	19	2	21	ns
^t PHL	RSTA↓, RSTB↓	EMPTYA, EMPTYB	2		18	2	18	2	20	2	22	ns
^t PHL	LDCK [↑] , LDCKB [↑]	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
^t PLH	UNCKA↑, UNCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
^t PLH	$RSTA\downarrow$, $RSTB\downarrow$	FULLA, FULLB	2		15	2	15	2	17	2	19	ns
^t PLH	$RSTA\downarrow, RSTB\downarrow$	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns
^t PLH	LDCK [↑] , LDCKB [↑]	HFA, HFB	2		15	2	15	2	17	2	19	ns
^t PHL	UNCKA↑, UNCKB↑	HFA, HFB	4		19	4	19	4	21	4	23	ns
^t PHL	RSTA↓, RSTB↓	HFA, HFB	1		15	1	15	1	17	1	19	ns
^t pd	SAB or SBA¶	B or A	1		11	1	11	1	13	1	15	ns
^t pd	A or B	B or A	1		11	1	11	1	13	1	15	ns
^t pd	LDCK [↑] , LDCKB [↑]	AF/AEA, AF/AEB	2		19	2	19	2	21	2	23	ns
^t pd	UNCKA↑, UNCKB↑	AF/AEA, AF/AEB	2		19	2	19	2	23	2	23	ns
ten	DIR, OE	A or B	2		12	2	12	2	14	2	16	ns
^t dis	DIR, OE	A or B	1		10	1	10	1	12	1	14	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SN74ACT2236 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS149A – APRIL 1990 – REVISED SEPTEMBER 1995

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT	
<u> </u>	Dower discipation consoltance per 1K hits	Outputs enabled		71	рF
Cpd	Power dissipation capacitance per 1K bits	Outputs disabled	C _L = 50 pF, f = 5 MHz	57	рг

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME POWER DISSIPATION CAPACITANCE vs VS SUPPLY VOLTAGE LOAD CAPACITANCE typ + 2 typ + 8 V_{CC} = 5 V T_A = 25°C V_{CC} = 5 V f_i = 5 MHz C_{pd} – Power Dissipation Capacitance – pF T_A = 25°C RL = 500 Ω typ + 6 typ + 1 t_{pd}– Propagation Delay Time – ns typ typ + 4 typ + 2 typ – 1 typ typ – 2 typ – 2 typ-3 0 50 150 200 250 300 4.5 4.6 4.7 4.8 4.9 5 5.3 5.4 5.5 100 5.1 5.2 CL - Load Capacitance - pF V_{CC} – Supply Voltage – V

Figure 2

Figure 3

calculating power dissipation

The maximum power dissipation (P_T) can be calculated by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{C}\mathsf{C}} \times [\mathsf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + \Sigma(\mathsf{C}_{\mathsf{p}\mathsf{d}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{j}}) + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$$

where:

- = power-down I_{CC} maximum ICC.
- = number of inputs driven by a TTL device Ν
- ΔI_{CC} = increase in supply current
- = duty cycle of inputs at a TTL high level of 3.4 V dc
- C_{pd} = power dissipation capacitance
- CL = output capacitive load
- = data input frequency fi
- = data output frequency fo



PARAMETER MEASUREMENT INFORMATION





TOTEM-POLE OUTPUTS

Figure 4. Standard CMOS Outputs (All Flags)



LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		RL	CL‡	S1	S2
+	^t PZH	500 Ω	50 pF	Open	Closed
ten	^t PZL	500 22	50 pF	Closed	Open
+	^t PHZ	500 Ω	50 pF	Open	Closed
^t dis	^t PLZ	500 22	50 pr	Closed	Open
t _{pd} or t _t		-	50 pF	Open	Open

† Includes probe and test-fixture capacitance

Figure 5. 3-State Outputs (A0-A8, B0-B8)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated