

SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995


FN PACKAGE



- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 22 ns Max
- High Output Drive for Direct Bus Interface
- Available in 44-Pin PLCC (FN),
 Space-Saving 64-Pin Thin Quad Flat (PM),
 and Reduced-Height 64-Pin Thin Quad Flat (PAG) Packages



PAG OR PM PACKAGE (TOP VIEW)







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995

description


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2235 consists of bus-transceiver circuits, two 1024×9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable (GAB and GBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the eight fundamental bus-management functions that can be performed with the SN74ACT2235.

The SN74ACT2235 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the application report $1K \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995

logic diagram (positive logic)



ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148C – DECEMBER 1990 – REVISED SEPTEMBER 1995

Terminal Functions

TERMINAL		.,,	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
AF/AEA, AF/AEB	15, 30	0	Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains X or less words or 1024—X words. AF/AEA is low when FIFO A contains between X + 1 or 1023 — X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.				
A0-A8	4-8, 10-13	I/O	A data inputs and outputs				
B0-B8	32-35, 37-41	I/O	B data inputs and outputs				
DAF, DBF	21, 24	ı	Define-flag inputs. The high-to-low transition of \overline{DAF} stores the binary value on $\underline{A0}$ -A8 as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of \overline{DBF} stores the binary value of B0-B8 as the almost-full/almost-empty offset value for FIFO B (Y).				
EMPTYA, EMPTYB	20, 25	0	Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty.				
FULLA, FULLB	18, 27	0	Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full.				
HFA, HFB	16, 29	0	Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words and low when they contain 511 or less words.				
LDCKA, LDCKB	17, 28	I	Load clocks. Data on A0–A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on B0–B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory.				
GAB, GBA	2, 43	I	Output enables. GAB, GBA control the transceiver functions. When GBA is low, A0 – A8 are in the high-impedance state. When GAB is low, B0 – B8 are in the high-impedance state.				
RSTA, RSTB	22, 23	I	Reset. A reset is accomplished in each direction by taking RSTA and RSTB low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up.				
SAB, SBA	1, 44	I	Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.				
UNCKA, UNCKB	19, 26	I	Unload clocks. Data in FIFO A is read to B0 – B8 on a low-to-high transition of UNCKB. Data in FIFO B is read to A0 – A8 on a low-to-high transition of UNCKB. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory.				

programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

user-defined X

Take DAF from high to low. This stores A0 thru A8 as X.

If RSTA is not already low, take RSTA high.


With \overline{DAF} held low, take \overline{RSTA} high. This defines AF/AEA using X.

To retain the current offset for the next reset, keep DAF low.

default X

To redefine AF/AE using the default value of X = 256, hold \overline{DAF} high during the reset cycle.





⁵

SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995




Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE



ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995

CON	ΓROL	OPERATION		
SAB	SBA	A BUS	B BUS	
L	L	Real-time B to A bus	Real-time A to B bus	
L	Н	FIFO B to A bus	Real-time A to B bus	
Н	L	Real-time B to A bus	FIFO A to B bus	
Н	Н	FIFO B to A bus	FIFO A to B bus	

OUTPUT-ENABLE CONTROL TABLE

CON	ΓROL	OPER	OPERATION			
GAB	GBA	A BUS	B BUS			
Н	Н	A bus enabled	B bus enabled			
L	Н	A bus enabled	Isolation/input to B bus			
Н	L	Isolation/input to A bus	B bus enabled			
L	L	Isolation/input to A bus	Isolation/input to B bus			

Figure 1. Bus-Management Functions (Continued)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	−65°C to 150°C
Storage temperature range, T _{stg}	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148C – DECEMBER 1990 – REVISED SEPTEMBER 1995

recommended operating conditions

			'ACT22	235-20	'ACT22	235-30	'ACT22	235-40	'ACT2235-60		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
la	OH High-level output current	A or B ports		-8		-8		-8		-8	mA
ЮН		Status flags		-8		-8		-8		-8	IIIA
lo	Low lovel output ourront	A or B ports		16		16		16		16	mA
lOL	Low-level output current	Status flags		8		8		8		8	IIIA
٤	Clock frequency	LDCKA or LDCKB		50		33		25		16.7	MHz
^f clock	Clock frequency	UNCKA or UNCKB		50		33		25		16.7	IVITIZ
		RSTA or RSTB low	20		20		25		25		
		LDCKA or LDCKB low	8		10		14		20		
	Pulse duration	LDCKA or LDCKB high	8		10		14		20		ne
t _W	Fulse duration	UNCKA or UNCKB low	8		10		14		20		ns
		UNCKA or UNCKB high	8		10		14		20		
		DAF or DBF high	10		10		10		10		
		Data before LDCKA or LDCKB↑	4		4		5		5		ns
		Define AF/AE: D0-D8 before DAF or DBF↓	5		5		5		5		
t _{su}	Setup time	Define AF/AE: DAF or DBF↓ before RSTA or RSTB↑	7		7		7		7		
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5		
		RSTA or RSTB inactive (high) before LDCKA or LDCKB↑	5		5		5		5		
		Data after LDCKA or LDCKB↑	1		1		2		2		
		Define AF/AE: D0−D8 after DAF or DBF↓	0		0		0		0		
t _h	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB↑	0		0		0		0		ns
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB↑	0		0		0		0		
T _A	Operating free-air tempera	ature	0	70	0	70	0	70	0	70	°C



SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			MIN	TYP†	MAX	UNIT		
Vон		$V_{CC} = 4.5 \text{ V},$	I _{OH} = – 8 mA		2.4			V
Vai	Flags	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA				0.5	V
VOL	I/O ports	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 16 mA				0.5	V
II		$V_{CC} = 5.5 \text{ V},$	VI = VCC or 0				±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	VO = VCC or 0				±5	μΑ
lcc [‡]		$V_{I} = V_{CC} - 0.2 \text{ V or } 0$				10	400	μΑ
∆l _{CC} §		$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			1	mA
Ci		$V_{I} = 0$,	f = 1 MHz			4		pF
Co		$V_{O} = 0$,	f = 1 MHz			8		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM	то	Ά(CT2235-2	20	′ACT22	235-30	'ACT22	235-40	'ACT2235-60		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
4	LDCK		50			33		25		16.7		MHz
fmax	UNCK		50			33		25		16.7		IVITZ
^t pd	LDCK↑, LDCKB↑	B or A	8		22	8	22	8	24	8	26	ns
t _{pd}	UNCKA↑, UNCKB↑	B or A	12	17	25	12	25	12	35	12	45	ns
^t PLH	LDCK↑, LDCKB↑	EMPTYA, EMPTYB	4		15	4	15	4	17	4	19	ns
^t PHL	UNCKA↑, UNCKB↑	EMPTYA, EMPTYB	2		17	2	17	2	19	2	21	ns
^t PHL	$\overline{RSTA} \downarrow$, $\overline{RSTB} \downarrow$	EMPTYA, EMPTYB	2		18	2	18	2	20	2	22	ns
t _{PHL}	LDCK↑, LDCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
^t PLH	UNCKA↑, UNCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
t _{PLH}	RSTA↓, RSTB↓	FULLA, FULLB	2		15	2	15	2	17	2	19	ns
^t PLH	RSTA↓, RSTB↓	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns
^t PLH	LDCK↑, LDCKB↑	HFA, HFB	2		15	2	15	2	17	2	19	ns
^t PHL	UNCKA↑, UNCKB↑	HFA, HFB	4		18	4	18	4	20	4	22	ns
^t PHL	RSTA↓, RSTB↓	HFA, HFB	1		15	1	15	1	17	1	19	ns
^t pd	SAB or SBA¶	B or A	1		11	1	11	1	12	1	14	ns
^t pd	A or B	B or A	1		11	1	11	1	12	1	14	ns
^t pd	LDCK↑, LDCKB↑	AF/AEA, AF/AEB	2		18	2	18	2	20	2	22	ns
t _{pd}	UNCKA↑, UNCKB↑	AF/AEA, AF/AEB	2		18	2	18	2	20	2	22	ns
t _{en}	GBA or GAB	A or B	2		11	2	11	2	13	2	15	ns
^t dis	GBA or GAB	A or B	1		9	1	9	1	11	1	13	ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ I_{CC} tested with outputs open.
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148C – DECEMBER 1990 – REVISED SEPTEMBER 1995

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CON	TYP	UNIT	
<u> </u>	Dower dissinction conscitance per 1K hits	Outputs enabled	$C_1 = 50 pF$	f = 5 MHz	71	nE.
Cpd	Power dissipation capacitance per 1K bits	Outputs disabled	CL = 50 pr,	I = 5 IVITZ	57	рF

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME

LOAD CAPACITANCE




Figure 2

POWER DISSIPATION CAPACITANCE




Figure 3

calculating power dissipation

The maximum power dissipation (P_T) can be calculated by:

$$P_{T} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times f_{i}) + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o})$$

where:

= power-down I_{CC} maximum ICC

= number of inputs driven by a TTL device

 ΔI_{CC} = increase in supply current

= duty cycle of inputs at a TTL high level of 3.4 V

C_{pd} = power dissipation capacitance

= output capacitive load = data input frequency = data output frequency



SCAS148C - DECEMBER 1990 - REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION





Figure 4. Standard CMOS Outputs (FULL, AF/AE, EMPTY)



PARA	/IETER	R1, R2	C _L †	S1
	^t PZH	500 Ω	50 pF	Open
^t en	tPZL	500 22	50 pr	Closed
	tPHZ	500 Ω	50 pF	Open
^t dis	tPLZ	500 22	50 pr	Closed
t _{pd}		_	50 pF	Open

[†] Includes probe and test-fixture capacitance

Figure 5. 3-State Outputs (A0-A8, B0-B8)

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated