SCAS145 – D3435, MARCH 1990 – REVISED APRIL 1993

 Inputs Are TTL-Voltage Compatible Applications Include: Buffer/Storage 	-	PACKAGE VIEW)
Registers, Shift Registers, Pattern Generators	1Q 1 2Q 2	20] CLR
 Fully-Buffered Outputs for Maximum Isolation From External Disturbances 	2Q [] 2 3Q [] 3 GND [] 4	19 1D 18 2D 17 3D
 Flow-Through Architecture Optimizes PCB Layout 	GND [5 GND [6	16 V _{CC}
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	GND [] 7 4Q [] 8	14 4D 13 5D
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	5Q [9 6Q [10	12 6D 11 CLK
 500-mA Typical Latch-Up Immunity at 125°C 		

 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

description

This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The 74ACT11174 is characterized for operation from – 40°C to 85°C.


FUNCTION TABLE (each flip-flop)							
	INPUTS		OUTPUT				
CLR	CLK	D	Q				
L	Х	Х	L				
н	\uparrow	Н	н				
н	\uparrow	L	L				
н	L	Х	Q ₀				

EPIC is a trademark of Texas Instruments Incorporated.




SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	$\dots \dots $
Input voltage range, V _I (see Note 1)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	±150 mA
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
IOH	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T _A = 25°C		;	MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX		MAX	UNIT
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH		4.5 V	3.94			3.8		V
	I _{OH} = – 24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μA
∆I _{CC} ‡	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	MIN	МАХ	UNIT	
			MIN	MAX	IVIIIN		UNIT	
fclock	Clock frequency		0	110	0	110	MHz	
t Dulas duration	Pulse duration	CLR low	4		4		ns	
tw	Fuise duration	CLK high or low	4.5		4.5			
	Setup time before CLK↑	Data	4		4			
t _{su}	Setup time before CLK	CLR inactive	1		1		ns	
t _h	Hold time after CLK^\uparrow		0.5		0.5		ns	




SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
fmax			110	135		110		MHz
^t PHL	CLR	Any Q	3.4	7.5	11.4	3.4	12.6	ns
^t PLH	TPLH CLK Any Q	3.1	5.8	7.9	3.1	8.7		
^t PHL	ULK	Any Q	3.7	7.2	9.9	3.7	11	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	30	pF





B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated