SN54ACT16240, 74ACT16240 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCAS137C - JULY 1989 - REVISED NOVEMBER 1996

SN54ACT16240 ... WD PACKAGE **Members of the Texas Instruments** 74ACT16240 ... DL PACKAGE Widebus™ Family (TOP VIEW) Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer 48 20E 1OE **Memory Address Registers** 1Y1 2 47 1A1 Flow-Through Architecture Optimizes 1Y2 🛛 3 46 1A2 **PCB** Layout GND 4 45 GND Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise EPIC**[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings description The SN54ACT16240 and 74ACT16240 are 16-bit buffers or line drivers designed specifically to

improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

1Y3 [5	44 🛛 1A3
1Y4 [6	43 🛛 1A4
V _{CC} [7	42 🛛 V _{CC}
2Y1 [8	41 🛛 2A1
2Y2 [9	40 🛛 2A2
GND [10	39 🛛 GND
2Y3 [11	38 🛛 2A3
2Y4 [12	37 🛛 2A4
3Y1 [13	36 🛛 3A1
3Y2 [14	35 🛛 3A2
GND [15	34 🛛 GND
3Y3 [16	33 🛛 3A3
3Y4 [17	32 🛛 3A4
V _{CC} [18	31 🛛 V _{CC}
	19	30] 4A1
4Y2 [20	29 🛛 4A2
GND [21	28] GND
4Y3 [22	27 🛛 4A3
4Y4 [23	26 🛛 4A4
4OE	24	25 30E

The 74ACT16240 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16240 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16240 is characterized for operation from -40°C to 85°C.

_	(each section)							
	INP	UTS	OUTPUT					
	OE	Α	Y					
Γ	L	Н	L					
	L	L	Н					
	н	х	Z					

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



Copyright © 1996, Texas Instruments Incorporated

SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996

logic symbol[†]

					1	
1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0E</mark>	25	EN3				
	24					
4 <mark>0E</mark>		EN4				
1A1	47		1		\ 2	1Y1
	46			IV	3	
1A2	44				5	1Y2
1A3						1Y3
1A4	43	-			6	1Y4
2A1	41		1	2 ▽	8	2Y1
2A2	40	<u> </u>		•	9	2Y2
2A2 2A3	38				11	2Y2
	37				12	
2A4	36			• -	13	2Y4
3A1	35	 	1	3 ▽	14	3Y1
3A2	33	 			16	3Y2
3A3	32	ļ			17	3Y3
3A4		-			<u>`</u>	3Y4
4A1	30	-	1	4 ▽	19	4Y1
4A2	29	<u> </u>			20	4Y2
4A3	27	<u> </u>			22	4Y3
4A4	26				23	4Y4
484						414

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)0	.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0	.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



recommended operating conditions (see Note 3)

		SN54ACT16240			74ACT16240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		h	2			V
VIL	Low-level input voltage		Pir.	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
Vo	Output voltage	0	1	VCC	0		VCC	V
ЮН	High-level output current		50	-24			-24	mA
IOL	Low-level output current	20,	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
т _А	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T,	ן = 25°C	;	SN54AC	Г16240	74ACT16240		UNIT
PARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
Vou	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
VOH	OH = -24 mA	5.5 V	4.94			4.7		4.8		v
	I _{OH} = -50 mA [†]	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
Ve	I _{OL} = 24 mA	4.5 V			0.36	Q	0.5		0.44	
VOL		5.5 V			0.36	(c)	0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				$\gamma_{Q_{\ell}}$	1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				AC AC			1.65	
Ц	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1	1	±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			8		160		80	μA
∆lCC‡	One input at 3.4 V, Other inputs at VCC or GND	5.5 V			0.9		1		1	mA
Ci	V _I = V _{CC} or GND	5.5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		T _A = 25°C			SN54ACT16240		74ACT16240		UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	А	Y	2.3	5	7.7	2	9.5	2.3	8.5	ns	
^t PHL			4.1	6.7	9.2	3	11.5	4.1	10.2	115	
^t PZH	OE	V	Y	2.6	5.6	8.5	2	10.1	2.6	9.4	50
^t PZL	OE	UE		I	3.3	6.7	10.2	2.5	12.2	3.3	11.4
^t PHZ		v	5.9	8.3	11	4.5	12.7	5.9	12	ns	
^t PLZ	ŌE		5.1	7.4	9.9	4	12	5.1	10.7	115	

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	TYP	UNIT		
	Outputs enabled	C ₁ = 50 pF,	f = 1 MHz	38	nE	
Cpd	Power dissipation capacitance per driver	Outputs disabled	CL = 50 pF,		9	рг

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated