74ACT11543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS136 – D3608, JULY 1990 – REVISED APRIL 1993

		00, 30ET 1990 - REK			
 Inputs Are TTL-Voltage Compatible 3-State True Outputs 	DW PACKAGE (TOP VIEW)				
 Back-to-Back Registers for Storage 					
 Flow-Through Architecture Optimizes PCB Layout 	CEBA 1 A1 2	28 GBA 27 LEBA			
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	A2 3 A3 4 A4 5	26 B1 25 B2 24 B3			
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	GND [6 GND [7	24 1 B3 23 84 22 V _{CC}			
• 500-mA Typical Latch-Up Immunity at 125°C	GND 8 GND 9	²¹ V _{CC} 20 B5			
description	A5 [10 A6 [11	19 B6			
This 8-bit registered transceiver contains two sets of D-type latches for temporary storage of data	A7 🛛 12	17 B8			
flowing in either direction. Separate latch enable (LEAB or LEBA) and output enable (GAB or GBA) inputs are provided for each register to permit	A8 13 CEAB 14	¹⁶ LEAB ¹⁵ GAB			

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and GAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B-to-A is similar, but requires the use of CEBA, LEBA, and GBA inputs.

_	FUNCTION TABLE									
	INPUTS		LATCH STATUS	OUTPUT BUFFERS						
CEAB	LEAB	GAB	A TO B [†]	B1 THRU B8						
Н	Х	Х	Storing	Z						
х	Н		Storing							
Х		Н		Z						
L	L	L	Transparent	Current A Data						
L	Н	L	Storing	Previous [‡] A Data						

The 74ACT11543 is characterized for operation from -40° C to 85° C.

independent control in either direction of data flow.

[†] <u>A-to-B</u> data flow is shown: B-to-A flow control is the same except uses CEBA, LEBA, and GBA.

[‡] Data present before low-to-high transition of \overline{LEAB} .

EPIC is a trademark of Texas Instruments Incorporated.



74ACT11543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS136 - D3608, JULY 1990 - REVISED APRIL 1993

logic symbol[†]



logic diagram (positive logic)



To Seven Other Transceivers

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	−0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	$\pm 20 \text{ mA}$
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	$\pm 50 \text{ mA}$
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	$\pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	
Storage temperature range	−65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
\vee_{I}	Input voltage	0		VCC	V
Vo	Output voltage	0		VCC	V
IOH	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C



74ACT11543 **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS136 – D3608, JULY 1990 – REVISED APRIL 1993

-	PARAMETER	TEST CONDITIONS	N.s.s.	T _A = 25°C			MIN	MAY	LINUT
FARAMETER		TEST CONDITIONS	Vcc	MIN	TYP	MAX	IVIIIN	MAX	UNIT
		1 FO :: A	4.5 V	4.4			4.4		
		I _{OH} = - 50 μA	5.5 V	5.4			5.4		
∨он		1	4.5 V	3.94			3.8		V
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.8		
		I _{OH} = - 75 mA [†]	5.5 V				3.85		
		L	4.5 V			0.1		0.1	
		I _{OL} = 50 μA	5.5 V			0.1		0.1	
VOL		I _{OL} = 24 mA	4.5 V			0.36		0.44	V
			5.5 V			0.36		0.44	
		I _{OL} = 75 mA [†]	5.5 V					1.65	
Ιį	Control inputs	$V_{I} = V_{CC}$ or GND	5.5 V			± 0.1		± 1	μA
IOZ	A or B ports‡	$V_{O} = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			8		80	μΑ
∆lcc	§	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1	mA
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5				pF
C _{io}	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12				pF

electrical characteristics over recommended operating free-air temperature range

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN MAX		UNIT
			MIN	MAX		IVIAA	UNIT
tw	Pulse duration, LEAB or LEBA low		4		4		ns
t _{su} Setup time	Sotup timo	Data after LEAB or LEBA↑	2.5		2.5		ns
	Setup time	Data before CEAB or CEBA↑	3		3		
÷.	Hold time	Data after LEAB or LEBA↑	2		2		
th		Data after CEAB or CEBA↑	1.5		1.5		ns



74ACT11543 **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS136 – D3608, JULY 1990 – REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
^t PLH	A or B	B or A	3.5	6.2	9.1	3.5	10.2	ns
^t PHL	AUR	BUIA	3.2	6.5	10.8	3.2	12.1	115
^t PLH	LEBA or LEAB	A or B	3	6.1	10.1	3	11.2	ns
^t PHL		AUB	3.7	7.2	11.7	3.7	13.2	115
^t PZH		A or B	3.5	6.7	11.1	3.5	12.2	ns
^t PZL	CEBA or CEAB	AUB	3.2	8.4	13.4	3.2	16	115
^t PHZ	CEBA or CEAB	A or B	4.8	7.3	10.1	4.8	11	ns
^t PLZ	CEBA OF CEAB	AUB	5.1	7.5	10.3	5.1	11.1	115
^t PZH	GBA or GAB	A or B	3.3	6.4	10.5	3.3	11.5	
^t PZL	GBA or GAB	AUID	3	8	12.8	3	15.3	ns
^t PHZ		A or B	4.6	6.9	9.6	4.6	10.4	
^t PLZ	GBA or GAB	A OF B	5	7.1	9.8	5	10.5	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	TYP	UNIT		
C _{pd} Power dissipa	Dower dissinction conscitutes per transciver	Outputs enabled	$C_{1} = 50 \text{ pF}$		47	5 5
	Power dissipation capacitance per transceiver	Outputs disabled	C _L = 50 pF,	f = 1 MHz	13	pF



74ACT11543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCAS136 – D3608, JULY 1990 – REVISED APRIL 1993

 $2 \times V_{CC}$ 0 **S1 500** Ω O Open From Output TEST **S**1 $(\Lambda \Lambda)$ **Under Test** tPLH/tPHL Open tPLZ/tPZL $2 \times V_{CC}$ $C_L = 50 \text{ pF}$ **500** Ω GND tPHZ/tPZH (see Note A) LOAD CIRCUIT 3 V **Timing Input** 1.5 V (see Note B) 0 V tw th 3 V tsu 3 V Input 1.5 V 1.5 V 1.5 V Data Input 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** Output 3 V 3 V Input Control 1.5 V 1.5 V 1.5 V 5 V (see Note B) (low-level 0 V 0 V enabling) tPZL -^tPHL ^tPLH tPLZ -Output ۷он ≈ Vcc In-Phase Waveform 1 50% V_{CC} 50% V_{CC} 50% V_{CC} 20% V_{CC} S1 at $2 \times V_{CC}$ Output VOL VOL (see Note C) tPHZ -^tPLH tPHL tPZH -Output Vон ۷он **Out-of-Phase** Waveform 2 80% V_{CC} 50% VCC 50% V_{CC} 50% V_{CC} S1 at GND Output VOL 0 V (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated