	74AC11651 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS135 – MARCH 1990 – REVISED APRIL 1993
 Independent Registers and Enables for A	DW OR NT PACKAGE
and B Buses	(TOP VIEW)
 Multiplexed Real-Time and Stored Data Inverting Data Paths 	OEAB 1 28 CLKAB A1 2 27 SAB
 Flow-Through Architecture Optimizes PCB	A2[] 3 26] B1
Layout	A3[] 4 25] B2
 Center-Pin V_{CC} and GND Configurations	A4[] 5 24] B3
Minimize High-Speed Switching Noise	GND[] 6 23] B4
 EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process 	GND 7 22 V _{CC} GND 8 21 V _{CC} GND 9 20 B5
 500-mA Typical Latch-Up Immunity at	A5[] 10 19] B6
125°C	A6[] 11 18] B7
 Package Options Include Plastic	A7[] 12 17] B8
Small-Outline Packages and Standard	A8[] 13 16] CLKBA
Plastic 300-mil DIPs	OEBA[] 14 15] SBA
locarintian	

description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 74AC11651.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all the other data sources to the two sets of bus lines are at high impedance, each set will remain at its last state.

The 74AC11651 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.



SCAS135 - MARCH 1990 - REVISED APRIL 1993







SCAS135 - MARCH 1990 - REVISED APRIL 1993

	FUNCTION TABLE											
		INPU [.]	TS			DAT	A I/O					
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION				
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation				
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data				
Х	н	\uparrow	H or L	х	х	Input	Unspecified [†]	Store A, hold B				
н	н	\uparrow	\uparrow	x‡	х	Input	Output	Store A in both registers				
L	Х	H or L	\uparrow	х	х	Unspecified [†]	Input	Hold A, store B				
L	L	\uparrow	\uparrow	х	x‡	Output	Input	Store B in both registers				
L	L	Х	Х	х	L	Output	Input	Real-time B data to A bus				
L	L	Х	H or L	х	н	Output	Output	Stored \overline{B} data to A bus				
н	н	Х	Х	L	х	Input	Output	Real-time A data to B bus				
Н	н	H or L	Х	н	х	Input	Output	Stored \overline{A} data to B bus				
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus				

[†] The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

[‡] When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus setup and hold times. When select control is high, clocks must be staggered in order to load both registers.

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS135 - MARCH 1990 - REVISED APRIL 1993

logic diagram (positive logic)



To 7 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots \dots \dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		V _{CC} = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		V _{CC} = 5.5 V			1.65	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			-4	
IOH	High-level output current	$V_{CC} = 4.5 V$			-24	mA
VIH VIL VO		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			MIN	MAY	UNIT
FA	PARAMETER		Vcc	MIN	TYP	MAX	IVIIN	MAX	UNIT
			3 V	2.9			2.9		
		I _{OH} = - 50 μA	4.5 V	4.4			4.4		
			5.5 V	5.4			5.4		
Vон		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8			
	I _{OH} = – 24 mA	5.5 V	4.94			4.8			
		I _{OH} = -75 mA [†]	5.5 V				3.85		
VOL		3 V			0.1		0.1		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		
		5.5 V			0.1		0.1		
	I _{OL} = 12 mA	3 V			0.36		0.44 V		
		1	4.5 V			0.36		0.44	
		I _{OL} = 24 mA	5.5 V			0.36		0.44	
		I _{OL} = 75 mA†	5.5 V					1.65	
Ц	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
loz‡	A or B ports	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±5	μA
ICC		$V_{I} = V_{CC} \text{ or GND},$ $I_{O} = 0$	5.5 V			8		80	μA
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5				pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.



SCAS135 - MARCH 1990 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

		T _A = 2	25°C	MIN	МАХ	UNIT
		MIN	MAX			UNIT
fclock	Clock frequency	0	45	0	45	MHz
tw	Pulse duration, CLK high or low	10		10		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	6.5		6.5		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)

		T _A = 2	25°C	MIN	МАХ	UNIT
		MIN	MAX	WIIIN	WIAA	UNIT
fclock	Clock frequency	0	90	0	90	MHz
tw	Pulse duration, CLK high or low	5.5		5.5		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	4.5		4.5		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Т	ຊ = 25° Ω	;	MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	
f _{max}			45			45		MHz
^t PLH	A or B	B or A	3.2	7.7	12.1	3.2	14	ns
^t PHL		BUIA	4.3	9.5	14.6	4.3	16.1	115
^t PLH	CLKBA or CLKAB	A or B	4.6	9.8	15	4.6	17.2	ns
^t PHL		AUD	5.4	11.5	17.5	5.4	19.2	115
^t PLH	SBA or SAB [†] (A or B high)	A or B	3.8	8.6	13.3	3.8	15.3	ns
^t PHL		AUD	4.8	10.2	15.5	4.8	17.1	115
^t PLH	SBA or SAB [†]	A or B	3.4	8.1	12.7	3.4	14.6	ns
^t PHL	(A or B low)	AUD	5	10.3	15.5	5	17.1	115
^t PZH	OEBA	А	4.6	9.8	14.9	4.6	16.9	ns
^t PZL	OEBA	~	5.3	12.1	18.9	5.3	21.3	115
^t PHZ	OEBA	А	4.4	6.6	8.8	4.4	9.2	ns
^t PLZ	UEBA	A	3.8	5.8	7.8	3.8	8.1	115
^t PZH	OEAB	В	4.9	10.2	15.5	4.9	17.6	20
^t PZL	UEAD	D	5.5	12.2	18.8	5.5	21.2	ns
^t PHZ	OEAB	В	4.4	6.7	8.9	4.4	9.3	ns
^t PLZ	OLAD	B	3.5	5.7	7.8	3.5	8	115

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



74AC11651 **OCTAL BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCAS135 – MARCH 1990 – REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Т	T _A = 25°C			МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	IVIAA	
f _{max}			90			90		MHz
^t PLH	A or B	B or A	2.6	5.3	8	2.6	9.1	ns
^t PHL	AOLP	BUIA	3.5	6.5	9.4	3.5	10.5	115
^t PLH	CLKBA or CLKAB	A or B	3.8	6.8	10	3.8	11.4	ns
^t PHL		AOID	4.7	8.1	11.5	4.7	12.8	115
^t PLH	SBA or SAB [†] (A or B high)	A or B	3.2	6	8.8	3.2	10.1	ns
^t PHL		AOID	3.9	7	10.1	3.9	11.2	115
^t PLH	SBA or SAB [†]	A or B	2.9	5.7	8.5	2.9	9.5	ns
^t PHL	(A or B low)	AOID	4.1	7.2	10.3	4.1	11.4	115
^t PZH	OEBA	A	3.9	6.9	9.8	3.9	11.1	ns
^t PZL	OEBA	~	4.2	7.6	11	4.2	12.5	115
^t PHZ	OEBA	A	4.1	5.9	7.6	4.1	8	ns
^t PLZ	OEBA	~	3.5	5.2	6.8	3.5	7.1	115
^t PZH	OEAB	В	4.2	5.9	10.4	4.2	11.8	ns
^t PZL	OLAD	В	4.5	8	11.4	4.5	12.9	115
^t PHZ	OEAB	В	4.2	6	7.8	4.2	8.2	ns
^t PLZ	OLAD		3.3	5.1	6.9	3.3	7.2	115

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER			TEST C	ТҮР	UNIT	
C _{pd}	Dever dissipation conscitance per transcriver	Outputs enabled	CL = 50 pF,	f = 1 MHz	64	~F
	Power dissipation capacitance per transceiver	Outputs disabled		f = 1 MHz	14	p⊢



SCAS135 - MARCH 1990 - REVISED APRIL 1993



NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns. For testing pulse duration: t_r = t_f = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated