
SCAS133 - D3609, JULY 1990 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- 3-State Inverted Outputs
- Back-to-Back Registers for Storage
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

This 8-bit registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch enable (LEAB or LEBA) and output enable (GAB or GBA) inputs are provided for each register to permit independent control in either direction of data flow. The 74ACT11544 inverts data in both directions.

DW PACKAGE (TOP VIEW)



The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and GAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B-to-A is similar, but requires the use of CEBA, LEBA, and GBA inputs.

The 74ACT11544 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INPUTS		LATCH STATUS	OUTPUT BUFFERS
CEAB	LEAB	GAB	A TO BT	B1 THRU B8
Н	Х	Х	Storing	Z
Х	Н		Storing	
Х		Н		Z
L	L	L	Transparent	Current A Data
L	Н	L	Storing	Previous [‡] A Data

[†] A-to-B data flow is shown: B-to-A flow control is the same except uses CEBA, LEBA, and GBA.


EPIC is a trademark of Texas Instruments Incorporated.

[‡] Data present before low-to-high transition of LEAB.

logic symbol†

28 GBA 1 EN3 **CEBA** G1 27 LEAB 1C5 15 GAB 2 EN4 14 CEAB G2 16 LEAB 2C6 26 В1 5D Α1 6D 4▽ 25 3 Α2 4 24 **B3** А3 5 23 В4 Α4 10 20 **B5** Α5 11 19 **B6** Α6 12 18 В7 **A7** В8 Α8

logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, I _O (V _O = 0 to V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
٧ _I	Input voltage	0		VCC	V
٧o	Output voltage	0		VCC	V
loh	High-level output current			-24	mA
loL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C



SCAS133 - D3609, JULY 1990 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range

	ARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			MIN	MAX	UNIT	
Г	ARAIVIETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT	
		15 50A		4.4			4.4			
		IOH = - 50 μA		5.4			5.4			
∨он		I _{OH} = - 24 mA	4.5 V	3.94			3.8		V	
		10H = - 24 IIIA	5.5 V	4.94			4.8			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85			
		la. 50A	4.5 V			0.1		0.1	V	
		IOL = 50 μA	5.5 V			0.1		0.1		
VOL		I _{OL} = 24 mA	4.5 V			0.36		0.44		
			5.5 V			0.36		0.44		
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		
Ц	Control inputs	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1	μΑ	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ	
ΔlCC§		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA	
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5				pF	
C_O A or B ports $V_O = V_{CC}$ or G		$V_O = V_{CC}$ or GND	5 V		12				pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	MIN	MAX	UNIT
			MIN	MAX	IVIIIN	IVIAA	UNIT
t _W	t _W Pulse duration, LEAB or LEBA low				4		ns
	Catua tima	Data before LEAB or LEBA↑	2.5		2.5		
tsu	Setup time	Data before CEAB or CEBA↑	3		3		ns
t. Hold time	Hold time	Data after LEAB or LEBA↑	2		2		20
^t h	noid time	Data after CEAB or CEBA↑	1.5		1.5		ns

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

74ACT11544 **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS133 - D3609, JULY 1990 - REVISED APRIL 1993


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

DADAMETED	PARAMETER FROM TO (OUTPUT)	ТО	T _A = 25°C			MIN	MAX	UNIT
PARAMETER		MIN	TYP	MAX] IVIIIN	IVIAA	ONIT	
^t PLH	A or B	B or A	2.4	5.7	8.2	2.4	8.9	ns
^t PHL	AOID	BUIA	4.1	7.3	9.3	4.1	10.3	115
^t PLH	LEBA or LEAB	A or B	2.6	6	8.7	2.6	9.5	ns
^t PHL	LERA OL LEAR	AUID	3.4	7.1	10.1	3.4	11	115
^t PZH	CEBA or CEAB	A or B	3.3	6.7	9.5	3.3	10.4	ns
^t PZL		AUD	3.6	8.2	11.2	3.6	13	115
^t PHZ	CEBA or CEAB	A or B	4.8	7.6	9.7	4.8	10.4	ns
^t PLZ	CEDA OI CEAD	AUD	4.7	7.6	9.5	4.7	10.2	115
^t PZH	GBA or GAB	A or B	3	6.4	9	3	9.9	ns
^t PZL	GDA OI GAD	AUD	3.5	7.8	10.8	3.5	12.5	115
^t PHZ	GBA or GAB	A or B	4.6	7.3	9.3	4.6	9.9	ns
tPLZ	GDA OF GAB	AUID	4.6	7.2	9.2	4.6	9.7	115


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER			TEST CON	TYP	UNIT	
C . Dower dissination conscitance per transcriver		Outputs enabled	C:	C: 50 = 5 4 A A I I =		рF
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 pF$,	f = 1 MHz	14	pr


PARAMETER MEASUREMENT INFORMATION




TEST	S1			
tPLH/tPHL	Open			
tPLZ/tPZL	2×V _{CC}			
tPHZ/tPZH	GND			









NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} = 3 \text{ ns}$, $t_{f} = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated