
74ACT11478 METASTABLE-RESISTAND OCTAL D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS131 - APRIL 1990 - REVISED APRIL 1993



- Specifically Designed for Data Synchronization Applications
- Improved Metastable Characteristics Provide Greater System Reliability
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small Outline Packages and Standard Plastic 300-mil DIPs

DW OR NT PACKAGE (TOP VIEW) 24 OE 1Q 2Q [] 2 23 1D 22 🛮 2D 3Q [] 3 21 N 3D 4Q [] GND [] 5 20 **4**D 19 🛮 V_{CC} GND ∏ 6 18 V_{CC} GND [GND [17 🛮 5D 5Q 🛮 9 16 **∏** 6D 6Q **∏** 10 15 7D 7Q **∏** 11 14 **| 8**D 8Q **[**] 12 13 CLK

description

The 74ACT11478 is an 8-bit dual-rank synchronizer circuit designed specifically for data synchronization applications where the normal setup and hold time specifications are frequently violated.

Synchronization of two digital signals operating at different frequencies is a common system problem. This problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution, however, causes the setup and hold time specifications associated with the flip-flop to be violated. When the setup or hold time specification is violated, the output response is uncertain.

A flip-flop is metastable if its output hangs up in the region between V_{IL} and V_{IH} . The metastable condition lasts until the flip-flop recovers into one of its two stable states. With conventional flip-flops, this recovery time can be longer than the specified maximum propagation delay.

The problem of metastability is typically solved by adding an additional layer of synchronization. This type of dual ranking is employed in the 74ACT11478. The probability of the second stage entering the metastable state is exponentially reduced by this dual-rank architecture. The 74ACT11478 provides a one-chip solution for system designers in asynchronous applications.

The 74ACT11478 is characterized for operation from – 40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLOCK†	D	Q
Н	Х	Χ	Z
L	\uparrow	L	L
L	\uparrow	Н	Н
L	Н	Χ	Q_{O}


† Data presented at the D input requires two clock cycles to appear at the Q output.

SCAS131 - APRIL 1990 - REVISED APRIL 1993

logic symbol†

OE 24 ΕN <u>13</u> > C1 23 1Q 1D 1D 1D 22 2 2Q 2D 21 3 3Q 3D 20 4D 4Q _17 5Q 16 10 6Q <u>15</u> 7Q 12 8Q 14 8D

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	– 0.5 V to 7 V
Input voltage range, V _I (see Note 1)	– 0.5 V to V_{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	– 0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		- 24	mA
IOL	Low-level output current		24	mA
$\Delta_{t/\Delta V}$	Input transition rise or fall rate	0	10	ns /V
TA	Operating free-air temperature	- 40	85	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ACT11478 METASTABLE-RESISTAND OCTAL D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS131 - APRIL 1990 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Voo	T _A = 25°C			MIN	MAX	UNIT
FARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
	I _{OH} = – 50 μA	4.5 V	4.4			4.4		
	ΙΟΗ = - 30 μΑ	5.5 V	5.4			5.4		
Vон	I _{OH} = – 24 mA	4.5 V	3.94			3.8		V
V _O H V _O L		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	la. 50A	4.5 V			0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1	
V _{OL}	I _{OL} = 24 mA	4.5 V			0.36		0.44	V
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μΑ
IĮ	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
ΔICC [‡]	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9	-	1	mA
C _i	$V_I = V_{CC}$ or GND	5 V		4.5				pF
Co	$V_O = V_{CC}$ or GND	5 V		12				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A =	25°C	MIN	MAX	UNIT
			MIN	MAX	IVIIIV	IVIAA	UNIT
f _{clock}	Clock frequency		0	75	0	75	MHz
	Pulse duration	CLK high	4		4		20
t _w	CLK low		5		5		ns
t _{su}	Setup time, data before CLK↑		2.7		2.7		ns
t _h	h Hold time, data after CLK↑		1.5		1.5	·	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MIN	MAX	UNIT
	(INPUT)		MIN	TYP	MAX		WAX	UNII
f _{max}			7.5			75		MHz
t _{PLH}	CLK	Q	4.3	7.4	10.1	4.3	11.6	ne
^t PHL	CLK	ά	5.6	9.4	12.6	5.6	14.2	ns
^t PZH	ŌĒ	Q	3.7	7.5	11.1	3.7	12.6	ns
^t PZL		ά	4.7	9.2	13.7	4.7	15.8	110
^t PHZ	ŌĒ	Q	4.4	7.2	9.2	4.4	9.8	ns
^t PLZ	OE .	4	4.7	6.6	8.7	4.7	9.3	115




[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SCAS131 - APRIL 1990 - REVISED APRIL 1993

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per flip-flop	Dower discination conscitance per flip flop	Outputs enabled	C ₁ = 50 pF. f = 1 MHz	76	nE
	Outputs disabled	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	64	pF	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , t_{f} = 3 ns, t_{f} = 3 ns.

ENABLE AND DISABLE TIMES

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated