2A8 🛿 24

GND 🛛 25

2SAB 🛛 26

2CLKAB 27

33 🛛 2B8

32 GND

31 2SBA

30 2CLKBA

SCAS127B – MARCH 1990 – REVISED APRIL 1996

•	Members of the Texas Instruments Widebus™ Family	54ACT16646 WD PACKAGE 74ACT16646 DL PACKAGE (TOP VIEW)					
•	Inputs Are TTL-Voltage Compatible		·				
٠	Independent Registers for A and B Buses	1DIR [$ _1 \cup$	56] 1 0E			
٠	Multiplexed Real-Time and Stored Data	1CLKAB	1	55 1 1CLKBA			
•	Flow-Through Architecture Optimizes	1SAB	3	54 🛛 1SBA			
	PCB Layout	GND [4	53 🛛 GND			
•	Distributed V _{CC} and GND Pin Configuration	1A1 [5	52] 1B1			
	Minimizes High-Speed Switching Noise	1A2 [6	51 🛛 1B2			
•	EPIC [™] (Enhanced-Performance Implanted	V _{CC} [50 🛛 V _{CC}			
•	CMOS) 1-μm Process	1A3 [49 [1B3			
•	500-mA Typical Latch-Up Immunity at	1A4 [48 [1B4			
•	125°C	1A5	1	47 B5			
•		GND [1	46 GND			
•	Package Options Include Plastic 300-mil	1A6 [1	45 1 B6			
	Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and	1A7 [44 1 1B7			
	380-mil Fine-Pitch Ceramic Flat (WD)	1A8 [43 1 1B8			
	Packages Using 25-mil Center-to-Center	2A1 [42 2B1			
	Pin Spacings	2A2 [1 .	41 2B2			
		2A3 [1	40 2B3			
desc	ription	GND [1				
		2A4 [38 2B4			
	The 'ACT16646 are 16-bit bus transceivers	2A5 [1	37 2B5			
	consisting of D-type flip-flops and control circuitry	2A6 [36 2B6			
	with 3-state outputs arranged for multiplexed			35 V _{CC}			
	transmission of data directly from the data bus or	2A7 [23	34 🛛 2B7			

with 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental busmanagement functions that can be performed with the bus transceivers and registers.

appropriate clock (CLKAB or CLKBA) input. 2D Figure 1 illustrates the four fundamental bus- management functions that can be performed with the bus transceivers and registers.	DIR [28	29 20E
Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to contransceiver mode, data present at the high-impedance port may be stored in controls (SAB and SBA) can multiplex stored and real-time (transparent select control eliminates the typical decoding glitch that occurs in a multiplex stored and real-time data. DIR determines which bus receives data when high), A data may be stored in one register and/or B data may be stored	l in either re nt mode) c tiplexer du n OE is low	gister or in both. The select lata. The circuitry used for ring the transition between . In the isolation mode (OE
When an output function is disabled, the input function is still enabled an	nd may be	used to store and transmit

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 74ACT16646 is packaged in TI's shrink small-outline package, which provides twice the functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16646 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16646 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCAS127B - MARCH 1990 - REVISED APRIL 1996







SCAS127B - MARCH 1990 - REVISED APRIL 1996


	FUNCTION TABLE												
		INPUTS				DATA	x 1/o†	OPERATION OR FUNCTION					
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION					
Х	Х	Ŷ	Х	Х	Х	Input	Unspecified	Store A, B unspecified †					
Х	Х	Х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified †					
Н	Х	Ŷ	\uparrow	Х	Х	Input	Input	Store A and B data					
Н	Х	H or L	H or L	Х	х	Input	Input	Isolation, hold storage					
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus					
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus					
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus					
L	н	H or L	Х	н	х	Input	Output	Stored A data to bus					

[†] The data-output functions may be enabled or disabled by various signals at OE or DIR. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCAS127B - MARCH 1990 - REVISED APRIL 1996

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54ACT16646, 74ACT16646 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCAS127B – MARCH 1990 – REVISED APRIL 1996

logic diagram (positive logic)



ΚAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCAS127B - MARCH 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)0.5	5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0.8	5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at T _A = 55°C (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54ACT	16646	46 74ACT16646		UNIT	
		MIN			MAX		
VCC	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	N	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	Vcc	0	VCC	V	
Vo	Output voltage	0	Vcc	0	VCC	V	
ЮН	High-level output current	DNC	-24		-24	mA	
IOL	Low-level output current	^y o'	24		24	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Q 0	10	0	10	ns/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTES: 3. Unused inputs must be held high or low to prevent them from floating.

4. All V_{CC} and GND pins must be connected to the proper voltage power supply.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS127B - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	Т	₄ = 25°C	;	54ACT	16646	74ACT16646		LINUT		
		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
		1 FO.: A	4.5 V	4.4			4.4		4.4				
		I _{OH} = –50 μA	5.5 V	5.4			5.4		5.4				
			4.5 V	3.94			3.7		3.8		v		
VOH		I _{OH} = -24 mA	5.5 V	4.94			4.7		4.8		V		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85						
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					2	3.85				
		1	4.5 V			0.1		0,1		0.1			
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1			
.,		lot = 24 mA	4.5 V			0.36	L.	Q 0.5		0.44	.,		
VOL		I _{OL} = 24 mA	5.5 V			0.36	So.	0.5		0.44	V		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				00	1.65					
		I _{OL} = 75 mA [†]	5.5 V				44			1.65			
Ц	Control inputs	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA		
I _{OZ}	A or B ports [‡]	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA		
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA		
∆ICC§		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA		
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4						pF		
C _{io}	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12						pF		

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figure 2)

			T _A = 2	25°C	54ACT	16646	74ACT	16646	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	fclock Clock frequency			90	0	90	0	90	MHz
tw	Pulse duration, CLKAB or CLKBA high or low		5.5		5.5	10,	5.5		ns
	Setup time, A before CLKAB \uparrow or B before CLKBA \uparrow	Data high	4		Ð		4		-
t _{su}		Data low	6		6		6		ns
t _h	Hold time, A before CLKAB \uparrow or B before CLKBA \uparrow		1.5		1.5		1.5		ns



SCAS127B - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	T _A = 25°C			54ACT	16646	74ACT16646		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			90			90		90		MHz
^t PLH	A or B	B or A	3.9	7.5	9.4	3.9	11.5	3.9	10.6	ns
^t PHL	AUR	DUA	3.4	7.6	10.6	3.4	12.2	3.4	11.4	115
^t PZH	OE	A or B	3.2	7.7	10.8	3.2	12.9	3.2	11.9	ns
^t PZL	UE	A OF B	4.2	9	12.2	4.2	14.6	4.2	13.5	ns
^t PHZ	OE	A or B	5.3	7.7	9.6	5.3	10.4	5.3	10.2	ns
^t PLZL		AUD	4.9	7.3	9.2	4.9	10.3	4.9	9.9	115
^t PLH	CLKBA or CLKAB	A or B	4.9	8.9	11.1	4.9	13.1	4.9	12.2	ns
^t PHL	CERBA OF CERAB		5.1	9	11	5.1	13.1	5.1	12.3	
^t PLH	SAB or SBA [†]	A or B	5.2	10.3	13.8	5.2	17.2	5.2	15.6	ns
^t PHL	(with A or B high)		4.9	8.2	10.6	4.9	12.5	4.9	11.7	
^t PLH	SBA or SAB [†]	A or B	4.3	7.8	9.9	4.3	12.1	4.3	11.1	ne
^t PHL	(with A or B high)	AOIB	5.9	11.2	14.9	5.9	18.2	5.9	16.7	ns
^t PZH	DIR	A or B	4.5	9.5	13.6	4.5	16.2	4.5	15.2	ns
^t PZL		A or B	4.3	9.2	11.8	4.3	14.2	4.3	13.1	
^t PHZ	DIR	A or B	4.5	7.9	10.2	4.5	11.2	4.5	10.8	ns
^t PLZ		AUID	4.4	7.5	9.8	4.4	10.8	4.4	10.4	115


[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Bower dissinction conscitance per transpoiver	Outputs enabled	$C_{\rm L} = 50 \rm pE$	f = 1 MHz	58	~ F
	Power dissipation capacitance per transceiver	Outputs disabled	C _L = 50 pF,		13	р⊢



SCAS127B - MARCH 1990 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$. D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated