SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

25 2C

•	Members of the Texas Instruments <i>Widebus</i> ™ Family Inputs Are TTL-Voltage Compatible	SN54ACT16373 WD PACKAGE 74ACT16373 DL PACKAGE (TOP VIEW)						
•	3-State Bus Driving True Outputs		JU] 1C			
•	Full Parallel Access for Loading	1Q1	•] 1D1			
•	Flow-Through Architecture Optimizes	1Q2 [] 1D2			
	PCB Layout	GND [] GND			
•	Distributed V _{CC} and GND Pin Configuration	1Q3 🛛	-	44] 1D3			
	Minimizes High-Speed Switching Noise	1Q4 [] 1D4			
•	<i>EPIC</i> [™] (Enhanced-Performance Implanted	V _{CC}			V _{CC}			
-	CMOS) 1-µm Process	1Q5 🛛			1D5			
	500-mA Typical Latch-Up Immunity at	1Q6		- r	1D6			
•	125°C] GND			
		1Q7 [] 1D7			
•	Package Options Include Shrink Small-Outline (DL) 300-mil Packages Using	1Q8] 1D8			
	25-mil Center-to-Center Pin Spacings and	2Q1 [] 2D1			
	380-mil Fine-Pitch Ceramic Flat (WD)	2Q2 [GND [] 2D2] GND			
	Packages Using 25-mil Center-to-Center	2Q3			2D3			
	Pin Spacings	2Q3 [2Q4 [2D3 2D4			
] V _{CC}			
desc	ription	2Q5			2D5			
	The SN54ACT16373 and 74ACT16373 are 16-bit	2Q3 L 2Q6 [2D5 2D6			
	D-type transparent latches with 3-state outputs	GND			GND			
	designed specifically for driving highly capacitive	2Q7			2D7			
	or relatively low-impedance loads. They are	2Q8			2D8			

A buffered output-enable (\overline{OE}) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16373 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16373 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16373 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

particularly suitable for implementing buffer

registers, I/O ports, bidirectional bus drivers, and working registers. These devices can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data (D) inputs if enable C is taken high. When C is taken low, the Q outputs are latched at the levels set up at the D inputs.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SN54ACT16373, 74ACT16373 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

	FUNCTION TABLE									
	INPUTS	OUTPUT								
OE	С	Q								
L	Н	Н	Н							
L	Н	L	L							
L	L	Х	Q ₀							
Н	Х	Х	z							

logic symbol[†]

1 <mark>0E</mark>	1	1EN				
1C	48	C1				
20E	24	2EN				
2C	25	C4				
20		C 4				
1D1	47	 1D	1	2 ▽	2	1Q1
1D2	46		1	2 ∨	3	1Q2
1D2	44				5	1Q3
1D3	43				6	1Q4
1D5	41				8	1Q5
1D6	40				9	1Q6
1D7	38				11	1Q7
1D8	37				12	1Q8
2D1	36	3D	1	4 ▽	13	2Q1
2D2	35		•	• •	14	2Q2
2D3	33				16	2Q3
2D4	32				17	2Q4
2D5	30				19	2Q5
2D6	29				20	2Q6
2D7	27				22	2Q7
2D8	26				23	2Q8
		L				

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		SN54ACT16373		373 74ACT16373		
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	Vcc	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 k Ω or greater to prevent them from floating. 4. All V_{CC} and GND pins must be connected to the proper voltage supply.



SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER TEST CONDITIONS	v	Τį	λ = 25°C		SN54ACT16373		3 74ACT16373		
PARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		4.5 V	4.4			4.4		4.4		
	I _{OH} = –50 μA	5.5 V	5.4			5.4		5.4		
Maria	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		v
V _{OH}	10H = -24 IIIA	5.5 V	4.94			4.7		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	1	4.5 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	v
V _{OL}	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
lj –	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		160		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_{I} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54ACT1637		3 74ACT16373		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
tw	Pulse duration, LE high	4		4		1		ns	
t _{su}	Setup time, data before LE \downarrow	1		1		1		ns	
t _h	Hold time, data after LE \downarrow	5		5		5		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ς = 25°C	;	SN54AC	Г16373	74ACT	16373	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.8	7.9	9.4	3.8	11.8	3.8	11.1	ns
^t PHL	U	y	3.1	8.2	9.7	3.1	13	3.1	12.3	115
^t PLH	LE	Q	4.6	9.3	10.8	4.6	13.7	4.6	12.8	
^t PHL	LE	ý	4.5	9.1	10.5	4.5	13	4.5	12.2	ns
^t PZH	OE	Q	3.1	8	9.5	3.1	13	3.1	12.1	
^t PZL	OE	Ŷ	3.8	9.4	11.1	3.8	15.1	3.8	14.2	ns
^t PHZ		Q	5.3	8.6	9.9	5.3	11	5.3	10.7	ns
^t PLZ	OE	ý	4.3	7.4	8.7	4.3	9.8	4.3	9.4	115



SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER			TEST CO	TYP	UNIT		
		Power dissinction conscitutes per leteh	Outputs enabled	$C_{1} = 50 \text{ pF}$	f = 1 MHz	43	рF
Ľ	Cpd	Power dissipation capacitance per latch	Outputs disabled	C _L = 50 pF,		4.5	



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated