
- Member of the Texas Instruments Widebus™ Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words × 18 Bits
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag


- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 15 ns With a 50-pF Load
- High-Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat Package (PN)

## FN PACKAGE (TOP VIEW)



Widebus is a trademark of Texas Instruments Incorporated





NC - No internal connection


#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7801 is a 1024-×18-bit FIFO for high speed and fast access times. It processes data at rates up to 40 MHz and access times of 15 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7801 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.




### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

#### functional block diagram



#### functional description

#### inputs

#### data in (D0-D17)

Data inputs for 18-bit-wide data to be stored in the memory. Data lines D0-D8 also carry the almost-full/almost-empty offset value (X) on a high-to-low transition of the define almost-full (DAF) input.

#### reset (RESET)

A reset is accomplished by taking reset ( $\overline{RESET}$ ) low and generating a minimum of four read-clock (RDCLK) and write-clock (WRTCLK) cycles. This ensures that the internal read and write pointers are reset and that the output-ready flag (OR), the half-full flag (HF), and the input-ready flag (IR) are low; the almost-full/almost-empty flag (AF/AE) is high. The FIFO must be reset upon power up. With the define almost-full ( $\overline{DAF}$ ) input at a low level, a low pulse on  $\overline{RESET}$  defines the AF/AE status flag using the almost-full/almost-empty offset value (X), where X is the value previously stored. With  $\overline{DAF}$  at a high level, a low-level pulse on  $\overline{RESET}$  defines the AF/AE flag using the default value of X = 256.

#### write enables (WRTEN1, WRTEN2)

The write enables (WRTEN1, WRTEN2) must be high before the rising edge of write clock (WRTCLK) for a word to be written into memory. The write enables do not affect the storage of the almost-full/almost-empty offset value (X).



#### functional description (continued)

#### write clock (WRTCLK)

Data is written into memory on a low-to-high transition of the write clock (WRTCLK) if the input-ready flag output (IR) and the write-enable control inputs (WRTEN1, WRTEN2) are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. The IR flag output is also driven synchronously with respect to the WRTCLK signal.

#### read enables (RDEN1, RDEN2)

Both read enables (RDEN1, RDEN2) must be high before the rising edge of read clock (RDCLK) to read a word out of memory. The read enables are not used to read the first word stored in memory.

#### read clock (RDCLK)

Data is read out of memory on a low-to-high transition at the read-clock (RDCLK) input if the output-ready flag output (OR) and the output-enable (OE) and read-enable (RDEN1, RDEN2) control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. The OR flag is also driven synchronously with respect to the RDCLK signal.

#### define almost-full (DAF)

The high-to-low transition of the define almost-full  $(\overline{DAF})$  input stores the binary value of data inputs D0-D8 as the almost-full/almost-empty offset value (X). With  $\overline{DAF}$  held low, a low pulse on the reset  $(\overline{RESET})$  input defines the almost-full/almost-empty flag  $(\overline{AF}/\overline{AE})$  using X.

#### output enable (OE)

The data-out (Q0-Q17) outputs and the output-ready flag (OR) are in the high-impedance state when the output enable (OE) input is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory.

#### outputs

#### data out (Q0-Q17)

The first data word to be loaded into the FIFO is moved to the data out (Q0-Q17) register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read-enable (RDEN1, RDEN2) inputs do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, and the output-ready flag (OR) are high.

#### input-ready flag (IR)

The input-ready flag (IR) is high when the FIFO is not full and low when the device is full. During reset, the IR flag is driven low on the rising edge of the second write clock (WRTCLK) pulse. The IR flag is driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.

#### output-ready flag (OR)

The output-ready flag (OR) is high when the FIFO is not empty and low when it is empty. During reset, the OR flag is set low on the rising edge of the third read clock (RDCLK) pulse. The OR flag is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.

#### half-full status flag (HF)

The half-full flag (HF) is high when the FIFO contains 513 or more words and is low when it contains 512 or less words.



#### functional description (continued)

#### almost-full/almost-empty status flag (AF/AE)

The almost-full/almost-empty flag (AF/AE) is defined by the almost-full/almost-empty offset value (X). The AF/AE flag is high when the FIFO contains (X + 1) or less words or (1025 - X) or more words. The AF/AE flag is low when the FIFO contains between (X + 2) and (1024 - X) words.

#### programming procedure for AF/AE

The almost-full/almost-empty flag (AF/AE) is programmed during each reset cycle. The almost-full/almost-empty offset value (X) is either a user-defined value or the default value of X = 256. Below are instructions to program AF/AE using both methods.

#### user-defined X:

- 1. Take DAF from high to low.
- 2. If RESET is not already low, take RESET low.
- 3. With DAF held low, take RESET high. This defines the AF/AE flag using X.
- 4. To retain the current offset for the next reset, keep  $\overline{\mathsf{DAF}}$  low.

#### default X:

To redefine the AF/AE flag using the default value of X = 256, hold  $\overline{DAF}$  high during the reset cycle.






Figure 1. Reset Cycle: Define AF/AE Using the Value of X






Figure 2. Reset Cycle: Define AF/AE Using the Default Value

Define the AF/AE Flag Using the Default Value of X=256






Figure 3. Write




Figure 4. Read



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT7801-15		ACT7801-15 'ACT7801-18		'ACT7801-20		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input	voltage	2		2		2		V
٧ <sub>IL</sub>	Low-level input	voltage		8.0		0.8		8.0	V
loh	High-level outpu	ut current		-8		-8		-8	mA
loL	Low-level outpu	t current		16		16		16	mA
f <sub>clock</sub>	Clock frequency	/	40		35		28.5		MHz
		Data in (D0-D17) high or low	10		12		14		ns
		WRTCLK high	7		8.5		10		
		WRTCLK low	15		15		15		
+	Pulse duration	RDCLK high	7		8.5		10		
t <sub>W</sub>	ruise duration	RDCLK low	15		15		15		
		DAF high	10		10		10		
		WRTEN1, WRTEN2 high or low	10		10		10		
		OE, RDEN1, RDEN2 high or low	10		10		10		
		Data in (D0-D17) before WRTCLK↑	5		5		5		
	Setup time	WRTEN1, WRTEN2 before WRTCLK↑	5		5		5		
t <sub>su</sub>		OE, RDEN1, RDEN2 before RDCLK↑	5		5		5		
		Reset: RESET low before first WRTCLK and RDCLK↑	7		7		7		ns
		Define AF/AE: D0−D8 before DAF↓	5		5		5		
		Define AF/AE: DAF↓ before RESET↑	7		7		7		
		Define AF/AE (default): DAF high before RESET↑	5		5		5		
		Data in (D0-D17) after WRTCLK↑	1		1		1		
	Hold time	WRTEN1, WRTEN2 after WRTCLK↑	1		1		1		ĺ
<sup>t</sup> h		OE, RDEN1, RDEN2 after RDCLK↑	1		1		1		
		Reset: RESET low after fourth WRTCLK and RDCLK↑	0		0		0		ns
		Define AF/AE: D0−D8 after DAF↓	1		1		1		
		Define AF/AE: DAF low after RESET↑	0		0		0		
		Define AF/AE (default): DAF high after RESET↑	1		1		1		
T <sub>A</sub>	Operating free-	air temperature	0	70	0	70	0	70	°C



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Т	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$			0.5	V
II		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or 0			±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	$V_O = V_{CC}$ or 0			±5	μΑ
ICC1 <sup>‡</sup>	Supply current	f <sub>clock</sub> = 25 MHz§			200	230	mA
ICC2 <sup>‡</sup>	Standby current	V <sub>IH</sub> = WRTCLK,	$V_I = V_{IH}$ or $V_{IL}$		20	25	mA
ICC3 <sup>‡</sup>	Power-down current	$V_{I} = V_{CC} - 0.2 \text{ V or } 0$				400	μΑ
Ci		$V_{I} = 0,$	f = 1 MHz		4		pF
Co		$V_{O} = 0,$	f = 1 MHz		8	·	pF


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (see Figures 9 and 10)

PARAMETER	FROM TO		'ACT7801-15		'ACT7801-18		'ACT7801-20		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>	WRTCLK or RDCLK		40			35		28.5		MHz
t <sub>pd</sub>	RDCLK↑	Any O	5	12	15	5	18	5	20	20
$t_{pd}\P$	RDCLKI	Any Q		10.5						ns
t <sub>pd</sub>	WRTCLK↑	IR	4		10	4	12	4	14	ns
t <sub>pd</sub>	RDCLK↑	OR	4		10	4	12	4	14	ns
4 .	WRTCLK↑	AF/AE	7		20	7	22	7	24	ns ns
<sup>t</sup> pd	RDCLK↑	AF/AE	7		20	7	22	7	24	
tPLH	WRTCLK↑	HF	6		19	6	21	6	23	ns
tpHL	RDCLK↑	ПГ	6		19	6	21	6	23	115
t <sub>PLH</sub>	DECET	AF/AE	4		19	4	21	4	23	20
t <sub>PHL</sub>	RESET↓	RESET↓	4		21	4	23	4	25	ns
t <sub>en</sub>	OE	Any Q, OR	4		11	4	11	4	11	ns
<sup>t</sup> dis	) OE	Ally Q, OR	2		14	2	14	2	14	110

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  $^{\ddagger}$  I<sub>CC</sub> tested with outputs open. § For frequencies greater than 25 MHz, I<sub>CC</sub> = 230 mA + (6 mA × [f – 25 MHz]). ¶ This parameter is measured with C<sub>L</sub> = 30 pF (see Figure 5).

#### **TYPICAL CHARACTERISTICS**

#### PROPAGATION DELAY TIME



#### Figure 5

#### POWER DISSIPATION CAPACITANCE

#### VS **SUPPLY VOLTAGE**




Figure 6

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 6, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

$$P_t = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_L \times V_{CC}^2 \times fo)$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$$

where:

 $I_{CC}$  = power-down  $I_{CC}$  maximum

N = number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

CL = output capacitive load i = data input frequency a = data output frequency



#### **APPLICATION INFORMATION**

#### expanding the SN74ACT7801

The SN74ACT7801 is expandable in width and depth. Expanding in word depth offers special timing considerations:

- After the first data word is loaded into the FIFO, the word is unloaded, and the output-ready flag output (OR) goes high after (N × 3) read clock (RDCLK) cycles, where N is the number of devices used in depth expansion.
- 2. After the FIFO is filled, the input-ready flag output (IR) goes low, the first word is unloaded, and the IR flag output is driven high after (N  $\times$  2) write clock cycles, where N is the number of devices used in depth expansion.




Figure 7. Word-Depth Expansion: 2048 Words  $\times$  18 Bits, N = 2




Figure 8. Word-Width Expansion: 1024 Words  $\times$  36 Bits



#### PARAMETER MEASUREMENT INFORMATION





Figure 9. Standard CMOS Outputs (OR, Half Full, AF/AE)



PARAN	PARAMETER		C <sub>L</sub> †	<b>S</b> 1	<b>S2</b>	
	<sup>t</sup> PZH	500 Ω	50 pF	Open	Closed	
t <sub>en</sub>	tPZL	300 12	50 pr	Closed	Open	
<b>+</b>	<sup>t</sup> PHZ	500 Ω	50 pF	Open	Closed	
<sup>l</sup> dis	tdis $^{\text{t}}$		Closed	Open		
t <sub>pd</sub> or t <sub>t</sub>		-	50 pF	Open	Open	

<sup>†</sup> Includes probe and test-fixture capacitance.

Figure 10. 3-State Outputs (Any Q, OR)

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated