SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

 Inputs Are TTL-Voltage Compatible Single Down/Up Count Control Line 	DW OR N PACKAGE (TOP VIEW)
 Look-Ahead Circuitry Enhances Speed of Cascaded Counters 	RCO 1 20 D/U Q _A 2 19 CLK
 Fully Synchronous in Count Modes 	$Q_{\rm B}$ $\begin{bmatrix} 3 \\ 3 \end{bmatrix}$ $\begin{bmatrix} 3 \\ 4 \end{bmatrix}$ $\begin{bmatrix} 3 \\ 4 \end{bmatrix}$ $\begin{bmatrix} 3 \\ 4 \end{bmatrix}$
 Asynchronously Presettable With Load 	GND 4 17 B
Control	GND [5 16 [V _{CC}
 Flow-Through Architecture Optimizes 	
PCB Layout	
 Center-Pin V_{CC} and GND Configurations to 	
Minimize High-Speed Switching Noise	
 EPIC[™] (Enhanced-Performance Implanted 	

- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

description

The 74ACT11191 is a synchronous, 4-bit binary reversible up/down counter. A synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input (\overline{CTEN}) is low. A high at \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up (D/\overline{U}) input. When D/\overline{U} is low, the counter counts up and when D/\overline{U} is high, it counts down.

These counters feature a fully independent clock circuit. Changes at the control inputs (\overline{CTEN} and D/\overline{U}) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1993, Texas Instruments Incorporated

SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

description (continued)

These counters are fully programmable; that is, they may be preset to any number between 0 and 15 by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independently of the level of the clock input. This feature allows the counter to be used as a modulo-N divider by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (15) counting up. The ripple clock output (\overline{ROC}) produces a low-level output pulse under those same conditions but only while the clock input is low. The counter can easily be cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The 74ACT11191 is characterized for operation from – 40°C to 85°C.



SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993



logic diagram (positive logic)



SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±50 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage		2	V
VIL	Low-level input voltage		0.8	V
\vee_{I}	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
ЮН	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	- 40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			MIN	мах	UNIT
			MIN	TYP	MAX	WIIN	MAX	UNIT
		4.5 V	4.4			4.4		
	I _{OH} = - 50 μA		5.4			5.4		
∨он	have 04 mA	4.5 V	3.94			3.8		V
	I _{OH} = - 24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.44	V
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\ddagger}$	5.5 V					1.65	
Ц	$V_{I} = V_{CC}$ or GND	5.5 V			± 0.1		± 1	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μΑ
∆ICC§	One input at 3.4 V Other inputs at GND or V_{CC}	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4				pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 2	T _A = 25°C		T _A = 25°C		T _A = 25°C		МАХ	UNIT
			MIN	MAX			UNIT				
fclock	Clock frequency		0	65	0	65	MHz				
	Pulse duration	LOAD low	4		4						
tw		CLK high or low	7.7		7.7		ns				
t _{su}	Setup time	Data before $\overline{LOAD}\downarrow$	3		3		ns				
		CTEN before CLK [↑]	7.5		7.5						
		D/U before CLK↑	8.5		8.5						
		LOAD inactive before CLK [↑]	2		2						
t _h	Hold time	Data after $\overline{LOAD}\downarrow$	2.5		2.5						
		CTEN after CLK↑	1.5		1.5		ns				
		D/Ū after CLK↑	0.5		0.5						

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	FROM	то	Т	Α = 25° Ω	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	WIIN	MAX	UNIT
fmax			65	95		65		MHz
^t PLH		Any	4	7.6	10.8	4	12.2	
^t PHL	LOAD	Any Q	3.8	7.4	10.5	3.8	11.9	ns
^t PLH	LOAD	MAX/MIN	5.2	9.7	13.9	5.2	15.8	ns
^t PHL	LUAD		4.7	9.5	13.6	4.7	15.4	115
^t PLH	LOAD	RCO	5.4	10.5	15.1	5.4	17.1	
^t PHL	LUAD	RCO	5.8	11	15.7	5.8	17.9	ns
^t PLH	A, B, C, or D	Any Q	4.5	7.6	10.1	4.5	11.6	ns
^t PHL	A, B, C, 0I D	Ally Q	3.7	7.1	10.3	3.7	11.7	115
^t PLH	A, B, C, or D	MAX/MIN	5.1	9.5	13.6	5.1	15.4	
^t PHL	A, B, C, 0I D		4.7	9.2	13.4	4.7	15.2	ns
^t PLH	A, B, C, or D	RCO	5.5	10.3	14.8	5.5	17.2	ns
^t PHL	A, B, C, 01 D	RCO	5.9	10.9	15.5	5.9	18	
^t PLH	CLK	RCO	4.4	7.4	9.5	4.4	11	ns
^t PHL	OLK	RCO	3.5	6.7	9.5	3.5	10.8	115
^t PLH	CLK	Any Q	3.6	6.7	9.2	3.6	10.4	ns
^t PHL	GER	Ally Q	4.2	7.1	9.4	4.2	10.8	115
^t PLH	CLK	MAX/MIN	5	8	10.3	5	11.7	ns
^t PHL			5.3	8.6	11.5	5.3	13.1	115
^t PLH	D/U	RCO	4.4	8.4	11.7	4.4	13.1	ns
^t PHL		RCO	4.2	8.8	11.3	4.2	13	115
^t PLH	D/U	MAX/MIN	3.2	6.9	9.6	3.2	11	ns
^t PHL			3.6	7.2	10.3	3.6	11.6	1.6
^t PLH	CTEN	RCO	3.9	6.4	8.2	3.9	9.2	ns
^t PHL	GTEN	CTEN KCO	2.8	6	8.4	2.8	9.5	115



SCAS106A - D3455, FEBRUARY 1990 - REVISED APRIL 1993

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	68	pF



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated