SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

<ul> <li>Parallel-to-Serial, Serial-to-Parallel Conversions</li> </ul>	DW OR N PACKAGE (TOP VIEW)
<ul> <li>Left or Right Shifts</li> </ul>	
• Parallel Synchronous Loading	SR SER 1 20 S0
• Direct Overriding Clear	$Q_A \downarrow 2$ 19 S1
5	
<ul> <li>Temporary Data Latching Capability</li> </ul>	
<ul> <li>Flow-Through Architecture to Optimize</li> </ul>	GND [] 5 16 [] V <sub>CC</sub>
PCB Layout	GND [] 6 15 [] V <sub>CC</sub>
• Center-Pin V <sub>CC</sub> and GND Configurations to	GND [] 7 14 ]] C
Minimize High-Speed Switching Noise	Q <sub>C</sub> [] 8 13 [] <u>D</u>
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted</li> </ul>	Q <sub>D</sub> [] 9 12 [] CLR
CMOS) 1-µm Process	SL SER [ 10 11 ] CLK
• 500 mA Typical Later Up Immunity at	

- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs

### description

This bidirectional shift register features parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation:

Parallel (broadside) load Shift right (in the direction  $Q_A$  toward  $Q_D$ ) Shift left (in the direction  $Q_D$  toward  $Q_A$ ) Inhibit clocking (do nothing).

Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when both mode control inputs are low.

The 74AC11194 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

	Function Table												
	_			INPUTS	5	_					OUTI	PUTS	
CLEAR	MO	DE	CLOCK	SEF	RIAL		PARA	LLEL		0.	0-	0.0	0
CLEAR	S1	S0	CLUCK	LEFT	RIGHT	Α	В	С	D	QA	QB	QC	QD
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
н	Х	Х	L	Х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
н	н	Н	↑	х	Х	а	b	С	d	а	b	С	d
н	L	Н	↑	Х	Н	Х	Х	Х	Х	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	L	Н	↑	х	L	Х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	н	L	↑	н	Х	Х	Х	Х	Х	Q <sub>Bn</sub>	QCn	Q <sub>Dn</sub>	Н
н	н	L	$\uparrow$	L	Х	Х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
н	L	L	Х	Х	Х	Х	Х	Х	Х	Q <sub>AO</sub>	QBO	QCO	Q <sub>DO</sub>

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)


 $\uparrow$  = transition from low to high level

a,b,c,d = the level of steady-state input at inputs A, B, C, or D, respectively.

 $Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{CO}$ ,  $Q_{DO}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady-state input conditions were established.


 $\mathsf{Q}_{An}, \, \mathsf{Q}_{Bn}, \, \mathsf{Q}_{Cn}, \, \mathsf{Q}_{Dn} = \text{the level of } \mathsf{Q}_A, \, \mathsf{Q}_B, \, \mathsf{Q}_C, \, \text{or } \mathsf{Q}_D \text{ respectively, before the most-recent } \uparrow \text{ transition of the clock.}$ 

### timing clear, load, right-shift, inhibit, and clear sequences




SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

### logic symbol<sup>†</sup>



logic diagram (positive logic)



**Parallel Outputs** 



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	-0.5  V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	-0.5  V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V <sub>CC</sub> or GND pins	± 100 mA
Storage temperature range	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 3 V			0.9	
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 5.5 V			1.65	
		V <sub>CC</sub> = 3 V			-4	
ЮН	High-level output current	V <sub>CC</sub> = 4.5 V			-24	mA
		V <sub>CC</sub> = 5.5 V			-24	
		V <sub>CC</sub> = 3 V			12	
IOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA
		V <sub>CC</sub> = 5.5 V			24	
VI	Input voltage		0		VCC	V
Vo	Output voltage		0		VCC	V
$\Delta t / \Delta v$	Input transition rise or fall rate		0		10	ns/V
Тд	Operating free-air temperature		- 40		85	°C

### recommended operating conditions



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

PARAMETER	TEST CONDITIONS	Vee	Т	4 = 25°C	;	MIN	МАХ	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX		WAA	UNIT
		3 V	2.9			2.9		
	I <sub>OH</sub> = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Vон	I <sub>OH</sub> = – 4 mA	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I <sub>OH</sub> = – 24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
		4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_I = V_{CC} \text{ or } GND$	5.5 V			± 0.1		±1	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER				T <sub>A</sub> = 25°C		МАХ	UNIT	
					MAX	MIN	MAA	UNIT	
<sup>f</sup> clock	Clock frequency			0	90	0	90	MHz	
		CLK high		5.5		5.5			
tw	Pulse duration	CLK low		5.5		5.5		ns	
		CLR low		4.5		4.5			
+	Setup time before CLK ↑	Select		5		5		20	
t <sub>su</sub>		Data		4		4		ns	
<b>+</b> .	Hold time after CLK 1	Select		1.5		1.5			
th		Data		0.5		0.5		ns	
t	Recovery time			1		1		ns	



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993

# timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	DADAMETED				T <sub>A</sub> = 25°C		MAX	UNIT	
	PARAMETER			N	MAX	MIN	WAA	UNIT	
fclock	Clock frequency			0	100	0	100	MHz	
		CLK high		5		5			
tw	Pulse duration	CLK low		5		5		ns	
		CLR low	4	5		4.5			
	Satur time before CLK	Select		4		4			
t <sub>su</sub>	Setup time before CLK $\uparrow$	Data	2	5		2.5		ns	
	Select		1	5		1.5			
th	Hold time after CLK $\uparrow$	Data		1		1		ns	
t	Recovery time			1		1		ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)		TYP	MAX		IVIAA	UNIT
f <sub>max</sub>			90	120		90		MHz
tPHL	CLK	Any Q	1	5.8	8.4	1	9.5	ns
<sup>t</sup> PLH	ULK		1	6.6	8.9	1	10.2	115
<sup>t</sup> PHL	CLR	Any Q	1.7	7.1	9.5	1.7	10.7	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	<b>₄ = 25°C</b>	;	MIN	МАХ	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
f <sub>max</sub>			100	130		100		MHz
<sup>t</sup> PHL	CLK	Any Q	0.8	3.9	6.2	0.8	6.8	ns
<sup>t</sup> PLH	ULK		1.1	4.4	6.6	1.1	7.7	115
<sup>t</sup> PHL	CLR	Any Q	1.5	4.6	7	1.5	7.8	ns

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	66	pF



SCAS093 - NOVEMBER 1989 - REVISED APRIL 1993



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns. For testing f<sub>max</sub> and pulse duration: t<sub>f</sub> = 1 to 3 ns, t<sub>f</sub> = 1 to 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated