- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

This device consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and $\overline{G}BA$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The 74ACT11652 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

DW PACKAGE (TOP VIEW)									
GAB [A1 [A2] A3 [GND [GND [GND [A5 [A5] A8 [GBA]	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15] CAB] SAB] B1] B2] B3] B4] V _{CC}] B5] B6] B7] B8] CBA] SBA						

74ACT11652 **OCTAL BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS

SCAS087A - APRIL 1993 - REVISED APRIL 1996



RI	EAL-TIME	TRANSF	ER BUS E	TO BUS	Α
L	L	Х	Х	Х	L
GAB	GBA	CAB	CBA	SAB	SBA



STORAGE FROM A AND/OR B

↑

Х

Х

 \uparrow



TRANSFER STORED DATA TO A AND/OR B





Х

L

L

Н

_	FUNCTION TABLE											
		INF	PUTS			DATA	v 1/o†	OPERATION OR FUNCTION				
GAB	GBA	CAB	СВА	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION				
L	Н	H or L	H or L	Х	Х	Innut	Input	Isolation				
L	Н	\uparrow	\uparrow	х	х	Input	Input	Store A and B data				
Х	Н	\uparrow	H or L	Х	Х	Input	Unspecified [†]	Store A, hold B				
н	Н	\uparrow	\uparrow	х‡	х	Input	Output	Store A in both registers				
L	Х	H or L	\uparrow	Х	Х	Unspecified [†]	Input	Hold A, store B				
L	L	\uparrow	\uparrow	Х	x‡	Output	Input	Store B in both registers				
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus				
L	L	Х	H or L	х	Н	Output	Input	Stored B data to A bus				
н	Н	Х	Х	L	Х	lonut	Quitout	Real-time A data to B bus				
н	н	H or L	Х	н	х	Input	Output	Stored A data to B bus				
н	L	H or L	H or L	н	Н	Output	Output	Stored A data to B bus and stored B data to A bus				

[†] The data-output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

[‡] Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered to load both registers.

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels

absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2) .	1.7 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta V$	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C
JOTE 3	Unused inputs must be held high or low to prevent them from floating.			



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ВА	RAMETER	TEST CONDITIONS	Vaa	Т	₄ = 25°C	;	MIN	MAY	UNIT
F#	ARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX		MAX 0.1 0.1 0.44 1.65 ±5 ±1 80 1	UNIT
			4.5 V	4.4			4.4		
		I _{OH} = – 50 μA	5.5 V	5.4			5.4		
Vон		10	4.5 V	3.94			3.8		V
		I _{OH} = – 24 mA	5.5 V	4.94			4.8		
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		I _{OL} = 50 μA	4.5 V			0.1		0.1	
		$10L = 30 \mu A$	5.5 V			0.1		0.1	
VOL		le: = 24 mA	4.5 V			0.36		0.44	V
		$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
IOZ	A or B ports‡	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
Ц	GAB or GBA	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
ICC		$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			8		80	μA
∆ICC	ŝ	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1	mA
Ci	GAB or GBA	$V_I = V_{CC}$ or GND	5 V		4.5				pF
Co	A or B ports	$V_{O} = V_{CC} \text{ or } GND$	5 V		12				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

	PARAMETER		25°C	MIN	мах	UNIT
					IVIAA	UNIT
fclock	Clock frequency	0	105	0	105	MHz
tw	Pulse duration, CAB or CBA high or low	4.8		4.8		ns
t _{su}	Setup time, A before CLK↑ or B before CBA↑	4		4		ns
th	Hold time, A after CAB↑ or B after CBA↑	2.5		2.5		ns



74ACT11652 **OCTAL BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS

SCAS087A - APRIL 1993 - REVISED APRIL 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	T _A = 25°C	MIN	МАХ	UNIT		
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WIAA	
f _{max}			105			105		MHz
^t PLH	A or B	B or A	3.8	7	9.9	3.8	11.1	ns
^t PHL	AUB	BUIA	3.4	6.7	10.7	3.4	11.6	115
^t PLH	CBA or CAB	A or B	5.4	8.4	11.8	5.4	13.1	ns
^t PHL		AUB	6.1	9.4	13.1	6.1	14.4	115
^t PLH	SBA or SAB [†]	A or B	2.8	6.2	10.1	2.8	11	11 ns 13.3
^t PHL	with A or B high	AUB	5.5	8.7	12.1	5.5	13.3	
^t PLH	SBA or SAB [†]	A or B	4.9	7.8	11	4.9	12.2	ns
^t PHL	with A or B low	AUB	3.9	7.5	11.6	3.9	12.6	115
^t PZH	GBA	А	3.3	7.2	11.4	3.3	12.6	ns
^t PZL	GBA	~	4.1	7.8	12.6	4.1	13.8	115
^t PHZ	GBA	А	5.2	7.2	9.3	5.2	9.9	ns
^t PLZ	GBA	A	4.8	6.7	8.6	4.8	9.3	115
^t PZH	GAB	В	5.1	9.1	13.4	5.1	15.2	ns
^t PZL	GAB	В	5.8	9.7	14.2	5.8	16.1	ns
^t PHZ	GAB	В	3.4	6.8	9.7	3.4	10.3	ns
^t PLZ	GAD	В	3.1	6	8.8	3.1	9.3	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER			TEST CO	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled	$C_{1} = 50 \text{ pc}$		59	лЕ
	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	14	р⊢



74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS087A - APRIL 1993 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{O} = 50 Ω , t_{r} = 3 ns, t_{f} = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated