- Inputs Are TTL-Voltage Compatible
- New Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Full Look Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:


Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

Logic Function Modes:

Exclusive-OR Comparator AND, NAND, OR, NOR

DW PACKAGE (TOP VIEW) $\overline{A}0$ 28 _ A1 M 27 A = B 🛮 3 A2 26 FoΠ 25 🛮 🗚 3 -1 24 B0 GND [6 23 B₁ 22 V_{CC} GND 7 GND [] 8 21 V_{CC} GND [20 B₂ 9 F2 1 10 19 B3 F3 [] 11 18 S0 Ē 12 17 S1 G 13 16 S2 C_{n+4} 14 15 S3

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Texas Instruments

description

The 74ACT11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs \overline{G} and \overline{P} for the four bits in the package. When used in conjunction with the 'ACT11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading 'ACT11882 circuits with these ALUs to provide multilevel full-carry look-ahead operation is illustrated under signal designations.

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 74ACT11181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PACKAGE		PIN NUMBERS AND DESIGNATIONS														
DW, JT, or NT	25	26	27	28	19	20	23	24	11	10	5	4	1	14	12	13
FK	4	5	6	7	26	27	2	3	18	17	12	11	8	2	19	20
Active-low data (Table 1)	- 3	- A2	A 1	A 0	- B3	<u>B</u> 2	<u>B</u> 1	<u>B</u> 0	- F3	- F2	- F1	F0	Cn	C _{n+4}	P	G
Active-high data (Table 2)	А3	A2	A1	A0	В3	B2	B1	В0	F3	F2	F1	F0	<u>C</u> n	C n+4	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A - B - 1, which requires an end-around or forced carry to provide A - B.

The 74ACT11181 can also be used as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). When performing this comparison, the ALU must be in the subtract mode with C_n = H. The A = B output is open drain so that it can be wired-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C _n	OUTPUT C _{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	Н	$A \ge B$	$A \leq B$
Н	L	A < B	A > B
L	Н	A > B	A < B
L	L	$A \leq B$	$A \ge B$

These circuits have been designed not only to incorporate all of the designer's requirements for arithmetic operation but also to provide 16 possible functions of two Boolean variables without using external circuitry. These logic functions are selected using the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.



signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output data is active low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and should be used with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 74ACT11181 and 'ACT11881 together with the 'ACT11882 can be used with the signal designations of either Figure 1 or Figure 2.




Table 1

	SELEC	CTION			ACTIVE-LOW DAT	Ά
	SELEC	TION		M = H	M = L; ARITHME	TIC OPERATIONS
S3	S2	S1	S0	LOGIC FUNCTIONS	C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	$F = \overline{A + B}$	$F = A PLUS (A + \overline{B})$	$F = A PLUS (A + \overline{B}) PLUS 1$
L	Н	L	Н	$F = \overline{B}$	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
н	L	L	L	$F = \overline{A}B$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
Н	L	L	Н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	F = AB PLUS (A + B)	$F = A\overline{B} PLUS (A + B) PLUS 1$
н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	Н	L	L	F = 0	F = A PLUS A [†]	F = A PLUS A PLUS 1
Н	Н	L	Н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1
н	Н	Н	L	F = AB	$F = A\overline{B}$ PLUS A	$F = A\overline{B}$ PLUS A PLUS 1
Н	Н	Н	Н	F = A	F = A	F = A PLUS 1


Table 2

	SELEC	TION			ACTIVE-HIGH DAT	Ά
	SELEC	TION		M = H	M = L; ARITHME	TIC OPERATIONS
S 3	S2	S1	S0	LOGIC FUNCTIONS	Cn = H (no carry)	C n = L (with carry)
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	Н	F = B	F = (A + B) PLUS AB	$F = (A + B)$ PLUS $A\overline{B}$ PLUS 1
L	Н	Н	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	Н	$F = A\overline{B}$	F = AB MINUS 1	$F = A\overline{B}$
Н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B})$ PLUS AB PLUS 1
Н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB
Н	Н	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A

[†] Each bit is shifted to the next more significant position.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
٧ _I	Input voltage	0	VCC	V
۷o	Output voltage	0	VCC	V
ІОН	High-level output current All outputs except A = B		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	- 40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	IVIIIN	WAX	UNII
	Jour - 50	4.5 V	4.4			4.4		
	ΙΟΗ = – 50 μΑ	5.5 V	5.4			5.4		
, Any output	Jan - 24 mA	4.5 V	3.94			3.8		.,
VOH except A = B	I _{OH} = -24 mA	5.5 V	4.94			4.8		V
	$I_{OH} = -50 \text{ mA}^{\ddagger}$	5.5 V						
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
IOH A = B	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = V_{CC}$	5.5 V			0.5		5	μΑ
	In. 50 A	4.5 V			0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1	
.,	lo: - 24 mΛ	4.5 V			0.36		0.44	.,
VOL	I _{OL} = 24 mA	5.5 V			0.36		0.44	V
	$I_{OL} = 50 \text{ mA}^{\ddagger}$	5.5 V						
	$I_{OL} = 75 \text{ mA}^{\ddagger}$	5.5 V					1.65	
II	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δl _{CC} §	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA
C _i	$V_I = V_{CC}$ or GND	5 V		4.5				pF
C_0 $A = B$	$V_O = V_{CC}$ or GND	5 V		11				pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 3)

addition mode; M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

PARAMETER	FROM	то	Т,	Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	UNII
t _{PLH}		<u> </u>	1.5	10.7	17.5	1.5	18.6	
t _{PHL}	- C _n	C _{n + 4}	1.5	11.3	16.2	1.5	18.3	ns
tpLH		<u> </u>	1.5	12.7	20.3	1.5	21.8	
t _{PHL}	Any A	C _{n + 4}	1.5	14	19.7	1.5	22	ns
t _{PLH}	Any B	C .	1.5	13.5	21.6	1.5	23.2	ns
t _{PHL}	Any B	C _{n + 4}	1.5	13.6	19.7	1.5	22	115
^t PLH	C _n	Any F	1.5	11.2	17.1	1.5	18.7	ns
^t PHL	∪n	Any F	1.5	9.9	15.9	1.5	17.4	115
^t PLH	Any A	G	1.5	12.8	20.9	1.5	23.3	ns
t _{PHL}	Any A	G	1.5	12.7	17.8	1.5	20.9	115
tpLH	A <u>5</u>	G	1.5	12.7	20.6	1.5	22.1	ns
t _{PHL}	Any B	G	1.5	14.3	19.2	1.5	21.3	115
t _{PLH}		P	1.5	11.4	18.4	1.5	19.6	ns
^t PHL	Any A	P	1.5	9.6	16.6	1.5	17.4	115
^t PLH	Any B	P	1.5	11.3	18.2	1.5	19.3	ns
^t PHL	Апу Б	P	1.5	10.6	15.6	1.5	16.6	115
^t PLH	Āi	Fi	1.5	11.8	17.7	1.5	19.5	ns
^t PHL	Al	FI	1.5	11	17.7	1.5	18.7	115
^t PLH	<u>-</u> Bi	Fi	1.5	11.6	17.3	1.5	19.1	ns
^t PHL	ы	FI	1.5	12	19.4	1.5	20.6	115
^t PLH	Āi	Any F except Fi	1.5	13	18.9	1.5	21	ns
^t PHL	AI	Any F except FI	1.5	12.4	18.8	1.5	20.2	113
^t PLH	Any B	Any F except Fi	1.5	13.1	18.7	1.5	21	ns
^t PHL	Ally D	Any F except Fi	1.5	13.5	19.8	1.5	21.3	113

mode switching; S1 = S2 = 0 V, S0 = S3 = 4.5 V

DADAMETED	FROM	то	T,	ղ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIN		UNII
^t PLH	M	Any F	1.5	9.5	15	1.5	16.3	
^t PHL	IVI	Any F	1.5	10.6	16.4	1.5	17.5	ns
^t PLH	М	A = B	1.5	15.7	19.3	1.5	20.1	ne
^t PHL	IVI	A = D	1.5	14	18.7	1.5	21.8	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

subtraction mode; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

PARAMETER	FROM	то	Т,	_Δ = 25°C	;	MIN	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	UNIT
tPLH	C _n	<u> </u>	1.5	10.7	17.5	1.5	18.6	ns
t _{PHL}	∪ _n	C _{n + 4}	1.5	11.3	16.2	1.5	18.3	115
t _{PLH}	A -	<u> </u>	1.5	12.7	20.3	1.5	21.8	ns
tPHL	Any Ā	C _{n + 4}	1.5	13.5	19.7	1.5	20.8	115
^t PLH	Any B	C _{n + 4}	1.5	13.8	21.1	1.5	22.7	ns
^t PHL	Any b	∽n + 4	1.5	14.8	20.7	1.5	23	115
^t PLH	C _n	Any F	1.5	11.2	17.1	1.5	18.7	ns
^t PHL	∨n	Any F	1.5	9.9	15.9	1.5	17.4	115
^t PLH	Any A	G	1.5	12.8	20.8	1.5	22.2	
^t PHL	Any A	G	1.5	12.7	18.4	1.5	20.7	ns
^t PLH	Any B	G	1.5	13.2	20.8	1.5	21.6	ns
^t PHL	Any B	G	1.5	11.5	18.5	1.5	19.6	115
^t PLH	Any A	P	1.5	9.6	14.6	1.5	15.5	ns
^t PHL	Any A	P	1.5	10.8	18.8	1.5	20	115
^t PLH	Any B	P	1.5	10.4	15.1	1.5	16.3	ns
^t PHL	Any B	P	1.5	11.9	17.8	1.5	19.6	115
^t PLH	Āi	Fi	1.5	11.2	17.2	1.5	19.9	ns
^t PHL	Al	FI	1.5	12.1	17.8	1.5	19.5	115
t _{PLH}	- Bi	Fi	1.5	12	18.6	1.5	20.7	ns
t _{PHL}	DI	ГІ	1.5	13.2	19	1.5	21.1	115
^t PLH	Any A	Any F	1.5	12.6	18.9	1.5	20.3	ns
^t PHL	Any A	Any F	1.5	13.6	19.4	1.5	21.5	115
^t PLH	Any B	Any F	1.5	13.1	18.7	1.5	20.4	ns
^t PHL	Any b	Any F	1.5	18	21.6	1.5	23.7	115
^t PLH	Any A	A = B	1.5	16	21.5	1.5	24.6	ns
^t PHL	Ally A	V = D	1.5	18.5	22.7	1.5	23.9	113
^t PLH	Any B	A = B	1.5	18.5	22.7	1.5	23.9	ns
^t PHL	Ally D	Λ-υ	1.5	16.5	22	1.5	25.4	113

74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

SCAS086 - D3200, OCTOBER 1989 - REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

logic and arithmetic modes

PARAMETER	FROM	то	TEST CONDITIONS	T,	_Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	IVIIIV	WAX	UNIT
^t PLH	Any A	Any F	M = 4.5 V (logic mode)	1.5	10	15.9	1.5	18.3	ns
^t PHL	Any A	Any F	W = 4.5 V (logic filode)	1.5	11	17.4	1.5	19.6	115
^t PLH	_ Bi	- Fi	M = 4.5 V (logic mode)	1.5	12.2	18	1.5	19.6	ns
t _{PHL}	BI	FI	W = 4.5 V (logic filode)	1.5	11.5	18.3	1.5	19.6	115
^t PLH	Any S	Any F	M OV/(arithmetic mode)	1.5	12.1	18.3	1.5	20.1	ns
t _{PHL}	Ally 3	Any F	M = 0 V (arithmetic mode)	1.5	10.6	15.8	1.5	17.4	115
^t PLH	Any S	A = B	M OV/(arithmetic mode)	1.5	18.7	22.1	1.5	23.4	ns
t _{PHL}	Ally 5	A = D	M = 0 V (arithmetic mode)	1.5	17.2	22.2	1.5	25.4	115
^t PLH	Any S	· .	M = 4.5 V (logic mode)	1.5	13.9	21.8	1.5	23.6	
t _{PHL}	Ally 3	C _{n + 4}	W = 4.5 V (logic filode)	1.5	15.3	22.3	1.5	25.2	ns
^t PLH	Any S	G	M OM/ (a with me atio me ada)	1.5	12.7	20.5	1.5	22.3	
^t PHL	Ally 3	G	M = 0 V (arithmetic mode)	1.5	13.5	19.7	1.5	22	ns
^t PLH	Any S	- P	M = 4.5 V (logic mode)	1.5	12.4	18.6	1.5	20.5	ns
^t PHL	Any S	Ρ	IVI = 4.5 V (logic filode)	1.5	11.7	17.7	1.5	18	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	119	pF

PARAMETER MEASUREMENT INFORMATION

ADDITION MODE TEST TABLE

FUNCTION INPUTS: M = S1 = S2 = 0 V, S0 = S2 = 4.5 V

PARAMETER	INPUT UNDER	OTHER SAMI	INPUT E BIT	OTHER DA	TA INPUTS	OUTPUT UNDER	OUTPUT WAVEFORM
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Figure 3)
^t PLH ^t PHL	- Ai	Bi	None	R <u>e</u> main <u>ing</u> A and B	C _n	Fi	In-Phase
tPLH tPHL	Bi	Āi	None	Remaining A and B	C _n	Fi	In-Phase
tPLH tPHL	Āi	Bi	None	None	Remaining Ā and B, C _n	P	In-Phase
^t PLH ^t PHL	Bi	Āi	None	None	Rema <u>in</u> ing A and B, C _n	P	In-Phase
t _{PHL}	Āi	None	Bi	Rem <u>ai</u> ning B	Remaining Ā, C _n	G	In-Phase
^t PLH ^t PHL	_ Bi	None	Āi	Rem <u>ai</u> ning B	Remaining Ā, C _n	G	In-Phase
^t PLH ^t PHL	C _n	None	None	All Ā	All B	Any F or C _{n + 4}	In-Phase
^t PLH ^t PHL	Āi	None	Bi	Rem <u>a</u> ining B	Remaining Ā, C _n	C _{n + 4}	Out-of-Phase
t _{PLH}	<u></u> Bi	None	Ai	Rem <u>a</u> ining B	Remaining Ā, C _n	C _{n + 4}	Out-of-Phase

MODE SWITCHING TEST TABLE

FUNCTION INPUTS: S1 = S2 = 0 V, S0 = S3 = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (See Figure 3)
t _{PLH}	М		_	Remaining A and B	<u>B</u> 2, <u>A</u> 2, C _n	Any F	In-Phase
tPLH tPHL	М	_	_	R <u>e</u> main <u>ing</u> A and B	B1, Ā1, C _n	A = B	In-Phase

PARAMETER MEASUREMENT INFORMATION

SUBTRACTION MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (See Figure 3)
tPLH tPHL	Āi	None	Bi	Rem <u>ai</u> ning Ā	Remaining B, C _n	Fi	In-Phase
^t PLH ^t PHL	Bi	Āi	None	Remaining Ā	Remaining B, C _n	Fi	Out-of-Phase
tPLH tPHL	Āi	None	Bi	None	Remaining Ā and B, C _n	P	In-Phase
tPLH tPHL	Bi	Āi	None	None	Rema <u>in</u> ing A and B, C _n	P	Out-of-Phase
t _{PHL}	Āi	Bi	None	None	Remaining A and B, C _n	G	In-Phase
tPLH tPHL	Bi	None	Āi	None	Remaining A and B, C _n	G	Out-of-Phase
tPLH tPHL	Āi	None	Bi	Remaining Ā	Remaining B, C _n	A = B	In-Phase
tPLH tPHL	Bi	Āi	None	Remaining Ā	Remaining B, C _n	A = B	Out-of-Phase
tPLH tPHL	C _n	None	None	All A and B	None	C _{n + 4_} or any F	In-Phase
tPLH tPHL	Āi	Bi	None	None	Remaining A and B, C _n	C _{n + 4}	Out-of-Phase
t _{PLH}	Bi	None	Āi	None	Remaining A and B, C _n	C _{n + 4}	In-Phase

LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V


PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (See Figure 3)
t _{PLH}	- Ai	Bi	None	None	Remaining A and B, C _n	ΙFi	Out-of-Phase
tPHL							
tPLH	I Bi	Āi	None	None	Remaining A and B, C _n	Fi	Out-of-Phase
t _{PHL}			None	None			

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT, TOTEM-POLE OUTPUTS

LOAD CIRCUIT, OPEN-DRAIN OUTPUT



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated