74ACT11251 1 OF 8 DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

DORNPACKAGE

SCAS076 - OCTOBER 1989 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Interface Directly With System Bus
- Performs Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, and Standard Plastic 300-mil DIPs

(TOP VIEW) 16**||** D1 DOL G[] 2 15**∏** D2 Υ[] 3 14 D3 13 D4 GND 4 12 V_{CC} W 5 A∏ 6 11 D5 10 D6 B[] 7 9 D7

description

This data selector/multiplexer contains full binary decoding to select one-of-eight data sources and features strobe-controlled complementary 3-state outputs.

The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low-impedance of the signal enabled output will drive the bus line to a high or low logic level. Both outputs are controlled by the strobe (\overline{G}) . The outputs are disabled when \overline{G} is high.


The 74ACT11251 is characterized for operation from – 40°C to 85°C.

FUNCTION TABLE

		INPU	OUTPUTS			
S	ELE	СТ	STROBE	Y	w	
С	В	Α	G	ĭ	VV	
Х	Χ	Χ	Н	Z	Z	
L	L	L	L	D0	D0	
L	L	Н	L	D1	D1	
L	Н	L	L	D2	D2	
L	Н	Н	L	D3	D3	
Н	L	L	L	D4	D4	
Н	L	Н	L	D5	D5	
Н	Н	L	L	D6	D6	
Н	Н	Н	L	D7	D7	


H = high level, L = low level, X = irrelevant.D0, D1,...D7 = the level of the respective D input

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



74ACT11251 1 OF 8 DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS076 - OCTOBER 1989 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
۷o	Output voltage	0	VCC	V
IOH	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C



SCAS076 - OCTOBER 1989 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			MINI	MAY	UNIT
PARAMETER			MIN	TYP	MAX	MIN	MAX	UNII
	ΙΟΗ = - 50 μΑ	4.5 V	4.4			4.4		V
		5.5 V	5.4			5.4		
VOH	I _{OH} = -24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = - 50 μA	4.5 V			0.1	-	0.1	V
		5.5 V			0.1		0.1	
V _{OL}	I _{OL} = -24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
ΔlCC [‡]	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1	mA
C _i	$V_I = V_{CC}$ or GND	5 V		3.5				pF
Co	$V_O = V_{CC}$ or GND	5 V		8				pF

T Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MAINI	MAY	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	UNII
^t PLH	A, B, or C	Y	3.2	6.8	10.2	3.2	11.4	no
^t PHL	А, В, ОГС	'	2.7	6.7	9.5	2.7	10.5	ns
t _{PLH}	A P or C	W	2.5	6.3	8.8	2.5	9.8	
tPHL	A, B, or C	VV	2.8	6.3	9.7	2.8	10.8	ns
t _{PLH}	Any D	Y	3	5.7	7.8	3	8.7	ns I
tpHL			2	5.2	7.9	2	8.6	
t _{PLH}	Any D	W	1.7	4.7	7.1	1.7	7.8	ns
t _{PHL}		VV	2.7	5.1	7.2	2.7	8	115
^t PZH	G	Υ	1.3	3.7	6.2	1.3	6.8	ns
^t PZL		I	1.3	4	6	1.3	6.8	115
^t PZH	ਫ	W	1	4.4	6.4	1	7	ns
^t PZL		VV	1.3	4.1	5.8	1.3	6.4	115
^t PHZ	G	Y	4.1	5.7	7.6	4.1	8.1	ns
^t PLZ			3.1	4	6.6	3.1	6.9	115
^t PHZ	- G	W	4.1	5.7	7.7	4.1	8.2	ns
t _{PLZ}		VV	3.2	4.1	6.6	3.2	6.9	115


[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.


SCAS076 - OCTOBER 1989 - REVISED APRIL 1993


operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TEST COI	TYP	UNIT	
C _{pd}	Dower discination conscitance	Outputs enabled	C _I = 50 pF,	f = 1 MHz	60	, r
	Power dissipation capacitance	Outputs disabled	CL= 50 pr,		16	pF

PARAMETER MEASUREMENT INFORMATION









NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated