SCAS057A - JULY 1987 - REVISED APRIL 1993

- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC ™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

DW OR NT PACKAGE (TOP VIEW)								
A1 [1	U	24	l I dir				
A2 🛚	2		23	Б в1				
A3 🛚	3		22	B2				
A4 [4		21] B3				
GND [5		20] B4				
GND [6		19] V _{CC}				
GND [7		18	Vcc				
GND [8		17] B5				
A5 [9		16] B6				
A6 [10		15] B7				
A7 [11		14] B8				
A8 [12		13	OE				

description


These octal bus transceivers are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The 74AC11643 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE


INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1993, Texas Instruments Incorporated

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	5	5.5	V	
		V _{CC} = 3 V	2.1				
۷ıн	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V	
		$V_{CC} = 5.5 \text{ V}$	3.85				
VIL		V _{CC} = 3 V			0.9		
	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V	
		$V_{CC} = 5.5 \text{ V}$			1.65		
٧ _I	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
	High-level output current	V _{CC} = 3 V			-4	mA	
IOH		V _{CC} = 4.5 V			-24		
		$V_{CC} = 5.5 \text{ V}$			-24		
		V _{CC} = 3 V			12		
lOL	Low-level output current	V _{CC} = 4.5 V			24	mA	
	V _{CC} = 5.5 V				24		
Δt/Δν	Input transition rise or fall rate		0		10	ns/V	
TA	Operating free-air temperature		-40		85	°C	



NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т	T _A = 25°C			MAX	UNIT	
		Vcc	MIN	TYP	MAX	MIN	WAX	UNIT	
		3 V	2.9			2.9			
	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4			4.4			
			5.5 V	5.4			5.4		
Vон		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
			4.5 V	3.94			3.8		
		I _{OH} = -24 mA		4.94			4.8		
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V	'			3.85		
	I _{OL} = 50 μA			'		0.1		0.1	
		I _{OL} = 50 μA	4.5 V	'		0.1		0.1	
			5.5 V	'		0.1		0.1	
VOL		I _{OL} = 12 mA	3 V	,		0.36		0.44	V
		lo 24 mA	4.5 V	'		0.36		0.44	
		I _{OL} = 24 mA	5.5 V	'		0.36		0.44	
		I _{OL} = 75 mA [†]	5.5 V	'				1.65	
IĮ	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V	'		±0.1		±1	μΑ
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V	'		±0.5		±5	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O =$	= 0 5.5 V	'		8		80	μΑ
Ci	OE or DIR	$V_I = V_{CC}$ or GND	5 V		4				pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		12				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (OUTPUT)	то	T _A = 25°C			MIN	MAX	UNIT
		(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAA	UNIT
t _{PLH}	A or B	B or A	1.5	7.4	10.1	1.5	11.3	ns
^t PHL			1.5	6.6	8.7	1.5	10	
^t PZH	OE	A or B	1.5	9.4	11.8	1.5	13.3	ns
^t PZL		AUD	1.5	8.9	11.4	1.5	13	115
^t PHZ	OE	A or B	1.5	8.3	10.1	1.5	10.9	ns
^t PLZ	OL	AUID	1.5	8.9	10.9	1.5	12	115

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

SCAS057A - JULY 1987 - REVISED APRIL 1993


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то	T _A = 25°C			MIN	MAX	UNIT
		(OUTPUT)	MIN	TYP	MAX	IVIIIA	WAA	ONIT
^t PLH	A or B	B or A	1.5	5.4	7.7	1.5	8.6	
t _{PHL}			1.5	5	6.8	1.5	7.9	ns
^t PZH	OE	A or B	1.5	7	9.2	1.5	10.4	20
t _{PZL}			1.5	6.6	8.7	1.5	10	ns
^t PHZ	OE	A or B	1.5	7.1	8.8	1.5	9.4	nc
t _{PLZ}	OE .	AUID	1.5	7.2	9	1.5	9.8	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CO	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled	C _I = 50 pF, f = 1 MHz		46	nE
	Outputs disabled	$C_L = 50 \text{ pF},$	I = I IVIMZ	9	p⊦

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns. For testing pulse duration: $t_f = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated