INTEGRATED CIRCUITS



Preliminary specification Supersedes data of March 1994 File under Integrated Circuits, IC01 1996 Jan 09



SAA7345

FEATURES

- · Integrated data slicer and clock regenerator
- Digital Phase-Locked Loop (PLL)
- Demodulator and Eight-to-Fourteen Modulation (EFM) decoding
- Subcoding microcontroller serial interface
- Integrated programmable motor speed control
- · Error correction and concealment functions
- · Embedded Static Random Access Memory (SRAM) for de-interleave and First-In First-Out (FIFO)
- FIFO overflow concealment for rotational shock resistance
- Digital audio interface [European Broadcasting Union (EBU)]
- · 2 to 4 times oversampling integrated digital filter
- · Audio data peak level detection
- · Versatile audio data serial interface
- · Digital de-emphasis filter
- Kill interface for Digital-to-Analog Converter (DAC) deactivation during digital silence
- Double speed mode
- Compact Disc Read Only Memory (CD-ROM) modes
- · A single speed only version is available (SAA7345GP/SS).

QUICK REFERENCE DATA

SYMBOL PARAMETER MIN. MAX. UNIT TYP. V_{DD} V 3.4 5.5 supply voltage 5.0 50 I_{DD} supply current _ 22 mΑ 8 35 MHz 16.9344 or f_{xtal} crystal frequency 33.8688 °C Tamb operating ambient temperature -40 +85 -55 +125 °C T_{stg} storage temperature

ORDERING INFORMATION

TYPE		PACKAGE					
NUMBER	NAME	DESCRIPTION	VERSION				
SAA7345GP	QFP44	plastic quad flat package; 44 leads (lead length 2.35 mm); body $14 \times 14 \times 2.2$ mm	SOT205-1				

GENERAL DESCRIPTION

The SAA7345 incorporates the CD signal processing functions of decoding and digital filtering. The device is equipped with on-board SRAM and includes additional features to reduce the processing required in the analog domain.

Supply of this Compact Disc IC does not convey an implied license under any patent right to use this IC in any Compact Disc application.

SAA7345

CMOS digital decoding IC with RAM for Compact Disc

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
CL11	1	11.2896 or 5.6448 MHz clock output (3-state); (divide-by-3)
DOBM	2	bi-phase mark output (externally buffered; 3-state)
V1	3	versatile input pin
V2	4	versatile input pin
TEST2	5	test input; this pin should be tied LOW
TEST1	6	test input; this pin should be tied LOW
ISLICE	7	current feedback output from data slicer
HFIN	8	comparator signal input
HFREF	9	comparator common-mode input
IREF	10	reference current pin (nominally ½V _{DD})
V _{DDA}	11	analog supply voltage; note 1
V _{SSA}	12	analog ground; note 1
CRIN	13	crystal/resonator input
CROUT	14	crystal/resonator output
V _{DD1}	15	digital supply to input and output buffers; note 1
V _{SS1}	16	digital ground to input and output buffers; note 1
CL16	17	16.9344 MHz system clock output
MISC	18	general purpose DAC output (3-state)
DATA	19	serial data output (3-state)
WCLK	20	word clock output (3-state)
SCLK	21	serial bit clock output (3-state)
MOTO1	22	motor output 1; versatile (3-state)
MOTO2	23	motor output 2; versatile (3-state)
V5	24	versatile output pin
V4	25	versatile output pin
V3	26	versatile output pin (open-drain)
KILL	27	kill output; programmable (open-drain)
PORE	28	power-on reset enable input (active LOW)
CLA	29	4.2336 MHz microcontroller clock output
DA	30	interface data I/O line
CL	31	interface clock input line
RAB	32	interface R/\overline{W} and acknowledge input
CFLG	33	correction flag output (open-drain)
n.c.	34 to 42	no internal connection
V _{SS2}	43	digital ground to internal logic; note 1
V _{DD2}	44	digital supply voltage to internal logic; note 1

Note

1. All supply pins must be connected to the same external power supply.



FUNCTIONAL DESCRIPTION

Demodulator

FRAME SYNC PROTECTION

This circuit will detect the frame synchronization signals. Two synchronization counters are used in the SAA7345:

- The coincidence counter which is used to detect the coincidence of successive syncs. It generates a Sync coincidence signal if 2 syncs are 588 ±1 EFM clocks apart.
- 2. The main counter is used to partition the EFM signal into 17-bit words. This counter is reset when:
 - a) A Sync coincidence is generated.
 - b) A sync is found within ±6 EFM clocks of its expected position.

The Sync coincidence signal is also used to generate the Lock signal which will go active HIGH when 1 Sync coincidence is found. It will reset to LOW when, during 61 consecutive frames, no Sync coincidence is found. This Lock signal is accessed via the status signal when the status control register (address 0010) is set to X100. See section on "Microcontroller interface".

Data Slicer and Clock Regenerator

The SAA7345 has an integrated slice level comparator which is clocked by the crystal frequency clock. The slice level is controlled by an internal current source applied to an external capacitor under the control of the digital phase-locked loop (DPLL). Regeneration of the bit clock is achieved with an internal fully digital PLL. No external components are required and the bit clock is not output. The PLL has two microcontroller control registers (addresses 1000 and 1001) for bandwidth and equalization.

For certain applications an off-track input is necessary. If this flag is HIGH, the SAA7345 will assume that the servo is following on the wrong track, and will flag all incoming HF data as incorrect. The off-track is input via the V1 pin when the versatile pins interface register (address 1100) bit 0 is set to logic 1.

EFM demodulation

The 14-bit EFM data and subcode words are decoded into 8-bit symbols.

Subcode data processing

Q-CHANNEL PROCESSING

The 96-bit Q-channel word is accumulated in an internal buffer. Sixteen bits are used to perform a Cyclic Redundancy Check (CRC). If the data is good, the SUBQREADY-I signal will go LOW. SUBQREADY-I can be read via the status signal when the status control register (address 0010) is set to X000 (normal reset condition). Good Q-channel data may be read via the microcontroller interface.



SAA7345

OTHER SUBCODE CHANNELS

Data of the other subcode channels (Q-to-W) may be read via the V4 pin if the versatile pins interface register (address 1101) is set to XX01.

The format is similar to RS232. The subcode sync word is formed by a pause of 200 μ s minimum. Each subcode byte starts with a logic 1 followed by 7 bits (Q-to-W). The gap between bytes is variable between 11.3 μ s and 90 μ s.

The subcode data is also available in the EBU output (DOBM) in a similar format.

Microcontroller interface

The SAA7345 has a 3-line microcontroller interface which is compatible with the digital servo IC TDA1301.

WRITING DATA TO SAA7345

The SAA7345 has thirteen 4-bit programmable configuration registers as shown in Table 2. These can be written to via the microcontroller interface using the protocol shown in Fig.5.

Write operation sequence

- RAB is held LOW by the microcontroller to hold the SAA7345 DA pin at high-impedance.
- Microcontroller data is clocked into the internal shift register on the LOW-to-HIGH clock transition CL.
- Data D (3 : 0) is latched into the appropriate control register [address bits A (3 : 0)] on the LOW-to-HIGH transition of RAB with CL HIGH.
- If more data is clocked into SAA7345 before the LOW-to-HIGH transition of RAB then only the last 8 bits are used.
- If less data is clocked into SAA7345, unpredictable operation will result.
- If the LOW-to-HIGH transition of RAB occurs with CL LOW, the command will be disregarded.

[V	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					
Fig.4 Subcode format and timing at V4 pin.						

RAB (microcontroller)		
CL (microcontroller) DA		
(microcontroller) DA (SAA7345)	high impedance	
	Fig.5 Microcontroller WRITE timing.	

SAA7345

WRITING DATA TO SAA7345; REPEAT MODE

The same command can be repeated several times (e.g. for fade function) by applying extra RAB pulses as shown in Fig.6.

RAB (microcontroller)		
CL — (microcontroller)		
DA (microcontroller)	A3 X A2 X A1 X A0 X D3 X D2 X D1 X D0	
DA (SAA7345)	high impedance	
Note that CL must stay HIGH be	MGA380 - 1 etween RAB pulses.	
	Fig.6 Microcontroller WRITE timing; repeat mode.	

READING STATUS INFORMATION FROM SAA7345

Table 1 Internal status signals.

There are several internal status signals which can be made available on the DA line (Table 1).

SIGNAL	DESCRIPTION
SUBQREADY-I	LOW if new subcode word is ready in Q-channel register.
MOTSTART1	HIGH if motor is turning at 75% or more of nominal speed.
MOTSTART2	HIGH if motor is turning at 50% or more of nominal speed.
MOTSTOP	HIGH if motor is turning at 12% or less of nominal speed.
PLL Lock	HIGH if Sync coincidence signals are found.
V1	Follows input on V1 pin.
V2	Follows input on V2 pin.
MOTOR-OV	HIGH if the motor servo output stage saturates.

The status signal to be output is selected by status control register (address 0010). The timing for reading the status signal is shown in Fig.7.

Status read operation sequence

- Write appropriate data to register 0010 to select required status signal.
- With RAB LOW; set CL LOW.
- Set RAB HIGH; this will instruct the SAA7345 to output status signal on DA.

SAA7345



READING Q-CHANNEL SUBCODE FROM SAA7345

To read Q-channel subcode from SAA7345, the SUBQREADY-I signal should be selected as status signal. The subcode read timing is shown in Fig.8.

Read subcode operation sequence

- Monitor SUBQREADY-I status signal.
- When this signal is LOW, and up to 2.3 ms after its LOW-to-HIGH transition, it is permitted to read subcode.
- Set CL LOW, SAA7345 will output first subcode bit (Q1).
- After subcode read starts, the microcontroller may take as long as it wants to terminate read operation.
- SAA7345 will output consecutive subcode bits after each HIGH-to-LOW transition of CL.
- When enough subcode has been read (1 to 96 bits), stop reading by pulling RAB LOW.



PEAK DETECTOR OUTPUT

In place of the CRC-bits (bits 81 to 96), the peak detector information is added to the Q-channel data. The peak information corresponds to the highest audio level (absolute value) and is measured on positive peaks. Only the most significant 8 bits of the peak level are given, in unsigned notation. Bits 81 to 88 contain the LEFT peak value (bit 88 = MSB) and bits 89 to 96 contain the RIGHT channel (bit 96 = MSB). Value is reset after reading Q-channel data.

BEHAVIOUR OF THE SUBQREADY-I SIGNAL

When the CRC of the Q-channel word is good, and no subcode is being read, the SUBQREADY-I signal will react as shown in Fig.9.

When the CRC is good and subcode is being read, the timing in Fig.10 applies.

If t_1 (SUBQREADY-I LOW to end of subcode read) is below 2.6 ms, then $t_2 = 13.1$ ms (i.e. the microcontroller can read all subcode frames if it completes the read operation within 2.6 ms after subcode ready).

If this criterion is not met, it is only possible to guarantee that t_3 will be below 26.2 ms (approximately).

If subcode frames with failed CRCs are present, the t_2 and t_3 times will be increased by 13.1 ms for each defective subcode frame.

SHARING THE MICROCONTROLLER INTERFACE

When the RAB pin is held LOW by the microcontroller, it is permitted to put any signal on the DA and CL lines (SAA7345 will set output DA to high-impedance). Under this circumstance these lines may be used for another purpose (e.g. TDA1301 microcontroller interface Data and Clock line, see Fig.11).



Fig.10 SUBQREADY-I timing when subcode is being read.

Table 2Command registers.

The	'INITIAI'	column	shows	the	power-on	reset state
1110		Column	3110103	uic	power on	reset state

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
Fade and Attenuation	0000	X 0 0 0	Mute	Reset
		X 0 1 X	Attenuate	
		X 0 0 1	Full Scale	
		X 1 0 0	Step Down	
		X 1 0 1	Step Up	
Motor mode	0001	X 0 0 0	Motor off mode	Reset
		X 0 0 1	Motor brake mode 1	
		X 0 1 0	Motor brake mode 2	
		X 0 1 1	Motor start mode 1	
		X 1 0 0	Motor start mode 2	
		X 1 0 1	Motor jump mode	
		X 1 1 1	Motor play mode	
		X 1 1 0	Motor jump mode 1	
		1 X X X	anti-windup active	
		0 X X X	anti-windup off	Reset
Status control	0010	X 0 0 0	status = SUBQREADY-I	Reset
		X 0 0 1	status = MOTSTART1	
		X 0 1 0	status = MOTSTART2	
		X 0 1 1	status = MOTSTOP	
		X 1 0 0	status = PLL Lock	
		X 1 0 1	status = V1	
		X 1 1 0	status = V2	
		X 1 1 1	status = MOTOR-OV	
		0 X X X	L channel first at DAC (WCLK normal)	Reset
		1 X X X	R channel first at DAC (WCLK inverted)	

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
DAC output	0011	1010	I ² S CD-ROM mode	
		1011	EIAJ; CD-ROM mode	
		110X	l ² S; 4f _s mode	Reset
		1111	l ² S; 2f _s mode	
		1110	I ² S; f _s mode	
		0 0 0 X	EIAJ; 16-bit; 4f _s	
		0011	EIAJ; 16-bit; 2f _s	
		0010	EIAJ; 16-bit; f _s	
		0 1 0 X	EIAJ; 18-bit; 4f _s	
		0111	EIAJ; 18-bit; 2f _s	
		0110	EIAJ; 18-bit; f _s	
Motor gain	0100	X 0 0 0	Motor gain G = 3.2	Reset
		X 0 0 1	Motor gain G = 4.0	
		X 0 1 0	Motor gain $G = 6.4$	
		X 0 1 1	Motor gain G = 8.0	
		X 1 0 0	Motor gain G = 12.8	
		X 1 0 1	Motor gain G = 16.0	
		X 1 1 0	Motor gain G = 25.6	
		X 1 1 1	Motor gain G = 32.0	
Notor bandwidth	0101	X X 0 0	Motor $f_4 = 0.5 Hz$	Reset
		X X 0 1	Motor $f_4 = 0.7 Hz$	
		X X 1 0	Motor $f_4 = 1.4$ Hz	
		X X 1 1	Motor $f_4 = 2.8 \text{ Hz}$	
		0 0 X X	Motor $f_3 = 0.85$ Hz	Reset
		0 1 X X	Motor $f_3 = 1.71$ Hz	
		1 0 X X	Motor $f_3 = 3.42$ Hz	
Notor output configuration	0110	X X 0 0	Motor power maximum 37%	Reset
		X X 0 1	Motor power maximum 50%	
		X X 1 0	Motor power maximum 75%	
		X X 1 1	Motor power maximum 100%	
		0 0 X X	MOTO1, MOTO2 pins 3-state	Reset
		0 1 X X	Motor Pulse Width Modulation (PWM) mode	
		1 0 X X	Motor Pulse Density Modulation (PDM) mode	
		1 1 X X	Motor Compact Disc Video (CDV) mode	

REGISTER	ADDRESS	DATA		FUNCTION		INITIAL
	1 1		Loop BW (Hz)	Internal BW (Hz)	Low-pass BW (Hz)	
PLL loop filter bandwidth	1000	0000	1640	525	8400	
		0001	3279	263	16800	
		0010	6560	131	33600	
		0100	1640	1 0 5 0	8400	
		0101	3279	525	16800	
		0110	6560	263	33600	
		1000	1640	2101	8400	
		1001	3279	1050	16800	Reset
		1010	6560	525	33600	
		1100	1640	4200	8400	
		1101	3279	2101	16800	
		1110	6560	1050	33600	
PLL loop filter equalization	1001	0001	PLL 30 ns over-equalization			
		0010	PLL 15 ns over-	-equalization		
		0011	PLL nominal equalization		Reset	
		0 1 0 0 PLL 15 ns under-equalization				
		0101	PLL 30 ns under-equalization			
EBU output	1010	X X 0 0	EBU data befor			
		X X 1 0	EBU data after	EBU data after concealment and fade		
		X X 1 1	EBU off – outpu	It LOW		
		X 0 X X	Level II clock accuracy (<1000 \times 10 ⁻⁶)			Reset
		X 1 X X	Level III clock a	ccuracy (>1000 >	< 10 ⁻⁶)	
		0 X X X	Flags in EBU of	f		Reset
		1 X X X	Flags in EBU or	า		
Speed control	1011	1 X X X	double-speed m	node		
		0 X X X	single-speed m	ode		Reset
		X 0 X X	33.869 MHz cry	stal present		Reset
		X 1 X X	16.934 MHz cry	stal present		
		X X 0 0	standby 1: 'CD-	STOP' mode (no	te 1)	Reset
		X X 1 0	standby 2: 'CD-	PAUSE' mode (n	ote 1)	
		X X 1 1	operating mode	•		
Versatile pins interface	1100	X X X 1	off-track input a	t V1		
		X X X 0	no off-track inpu	ut (V1 may be rea	ad via status)	Reset
		X X 0 X	Kill-L at KILL ou	tput, Kill-R at V3	output	
		X 0 1 X	V3 = 0; single K	(ill output		Reset
		X 1 1 X	V3 = 1; single K	(ill output		

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
Versatile pins interface	1101	0000	4-line motor (using V4, V5)	
		X X 0 1	Q-to-W subcode at V4	
		X X 1 0	V4 = 0	
		X X 1 1	V4 = 1	Reset
		0 1 X X	de-emphasis signal at V5	
		1 0 X X	V5 = 0	
		1 1 X X	V5 = 1	Reset

Note

- 1. Standby modes = CL, DA and RAB; normal operation.
 - a) MISC, SCLK, WCLK, DATA, CL11 and DOBM; 3-state.
 - b) CRIN, CROUT, CL16 and CLA; normal operation.
 - c) V1, V2, V3, V4 and V5; normal operation.
 - d) MOTO1 and MOTO2 in standby 2 'CD-PAUSE'; normal operation.
 - e) MOTO1 and MOTO2 in standby 1 'CD-STOP'; held LOW in PWM mode; 3-state in PDM mode.

Error corrector

The error corrector carries out t = 2, e = 0 error corrections on both C1 (32 symbol) and C2 (28 symbol) frames. Four symbols are used from each frame as parity symbols. The strategy t = 2, e = 0 means that the error corrector can correct two erroneous symbols per frame and detect all erroneous frames.

The error corrector also contains a flag controller. Flags are assigned to symbols when the error corrector cannot ascertain if the symbols are definitely good. C1 generates output flags which are read (after de-interleaving) by C2, to help in the generation of C2 output flags.

The C2 output flags are used by the interpolator for concealment of non-correctable errors. They are also output via the EBU signal (DOBM) and the MISC output with I²S for CD-ROM applications.

The flags output pin CFLG provides information on the state of all error correction and concealment flags.

Audio functions

DE-EMPHASIS AND PHASE LINEARITY

When de-emphasis is detected in the Q-channel subcode, the digital filter automatically includes a de-emphasis filter section. When de-emphasis is not required, a phase compensation filter section controls the phase linearity of the digital oversampling filter to $\leq \pm 1^{\circ}$ within the band 0 to 16 kHz.

DIGITAL OVERSAMPLING FILTER

The SAA7345 contains a 2 to 4 times oversampling filter. The filter specification of the $4 \times$ oversampling filter is given in Table 2 and shown in Fig.12.

These attenuations do not include the sample and hold at the DAC output or the DAC post filter.

When using the oversampling filter, the output level is scaled -0.5 dB down, to avoid overflow on full-scale sinewave inputs (0 to 20 kHz).

Table 3	Digital	filter	passband	characteristics
---------	---------	--------	----------	-----------------

PASSBAND	ATTENUATION
0 to 19 kHz	≤ 0.001 dB
19 to 20 kHz	≤ 0.03 dB

Table 4 Digital filter stopband characteristics.

STOPBAND	ATTENUATION
24 kHz	≥ 25 dB
24 to 27 kHz	≥ 38 dB
27 to 35 kHz	≥ 40 dB
35 to 64 kHz	≥ 50 dB
64 to 68 kHz	≥ 31 dB
68 kHz	≥ 35 dB
69 to 88 kHz	≥ 40 dB



CONCEALMENT

A 1-sample linear interpolator becomes active if a single sample is flagged as erroneous but cannot be corrected. The erroneous sample is replaced by a level midway between the preceding and following samples. Left and right channels have independent interpolators.

If more than one consecutive non-correctable sample is found, the last good sample is held. A 1-sample linear interpolation is then performed before the next good sample (see Fig.13).

SAA7345



MUTE, ATTENUATION AND FADE

A digital level controller is present on the SAA7345 which performs the functions of soft mute, attenuation and fade.

Mute and Attenuation

Soft mute is activated by sending the Mute command to the fade control register (address 0000, data X000). The signal will reduced to zero in up to 128 steps (depending on the current position of the fade control), taking a maximum of 3 ms.

Attenuation (–12 dB) is activated by sending the Attenuate command to the fade control register (data X01X).

Attenuation and mute are cancelled by sending the Full Scale command to the fade control register (data X001). It will take 3 ms to ramp the output from mute to the full-scale level.

Fade

The audio output level is determined by the value of the internal fade counter.

 $Level = \frac{counter}{128} \times maximum \ level$

- The counter is preset to 128 by the Full Scale command if no oversampling is required.
- The counter is preset to 120 (-0.5 dB scaling) by the Full Scale command if either 2f_s or 4f_s oversampling is programmed in the DAC output register (address 0011).
- The counter is preset to 32 by the Attenuate command.
- The counter is preset to 0 by the Mute command.

To control the fade counter in a continuous way, the step-up and step-down commands are available (fade control register data X101 and X100). They will increment or decrement the counter by 1 for each register write operation.

- When issuing more than 1 step-up or step-down command in sequence, the write repeat mode may be used (see Fig.6).
- A pause of at least 22 µs is necessary between any two step-up or step-down commands.
- When a step-up command is given when the fade counter is already at its full-scale value, the counter will not increment.

DAC Interface

The SAA7345 is compatible with a wide range of Digital-to-Analog Converters. Eleven formats are supported and are shown in Table 5.

All formats are MSB first. $\rm f_s$ is 44.1 kHz in single-speed mode and 88.2 kHz in double-speed mode.

SAA7345

 Table 5
 DAC interface formats

MODE	DAC CONTROL REGISTER DATA	SAMPLE FREQUENCY	BITS	SCLK (MHz)	FORMAT	INTERPOLATION
1	1010	f _s	16	$2.1168 \times n^{(1)}$	CD-ROM (I ² S)	no
2	1011	f _s	16	$2.1168 \times n^{(1)}$	CD-ROM (EIAJ) ⁽²⁾	no
3	1110	f _s	16	$2.1168 \times n^{(1)}$	Philips I ² S – 16 bits	yes
4	0010	f _s	16	$2.1168 \times n^{(1)}$	EIAJ – 16 bits	yes
5	0110	f _s	18	$2.1168 \times n^{(1)}$	EIAJ – 18 bits	yes
6	0 0 0 X	4f _s	16	$8.4672 \times n^{(1)}$	EIAJ – 16 bits	yes
7	0 1 0 X	4f _s	18	$8.4672 \times n^{(1)}$	EIAJ – 18 bits	yes
8	1 1 0 X	4f _s	18	$8.4672 \times n^{(1)}$	Philips I ² S – 18 bits	yes
9	0011	2f _s	16	$4.2336 \times n^{(1)}$	EIAJ – 16 bits	yes
10	0111	2f _s	18	$4.2336 imes n^{(1)}$	EIAJ – 18 bits	yes
11	1111	2f _s	18	$4.2336 \times n^{(1)}$	Philips I ² S – 18 bits	yes

Note

1. n = disc speed.

2. EIAJ is the abbreviation for: Electronic Industries Associated of Japan.

Philips Semiconductors



CMOS digital decoding IC with RAM for **Compact Disc**

EBU interface

The biphase-mark digital output signal at pin DOBM is in accordance with the format defined by the "IEC 958" specification.

Three different modes can be selected via the EBU output control register (address 1010).

Table	6	FBU	output	modes
Table	•		output	moucs

EBU CONTROL REGISTER DATA	EBU OUTPUT AT DOBM PIN	EBU VALIDITY FLAG (BIT 28)
X X 1 1	DOBM pin held LOW	-
X X 0 0	data taken before concealment, mute and fade	HIGH if data is non-correctable (concealment flag)
X X 1 0	data taken after concealment, mute and fade	HIGH if data is non-correctable (concealment flag)

FORMAT

The digital audio output consists of 32-bit words (subframes) transmitted in biphase-mark code (two transitions for a logic 1 and one transition for a logic 0). Words are transmitted in blocks of 384 (see Table 7).

Table 7 EBU word format

WORD	BITS	FUNCTION
Sync	0 to 3	-
Auxiliary	4 to 7	not used; normally zero
Error flags	4	CFLG error and interpolation flags when bit 3 of EBU control register is set to logic 1
Audio sample	8 to 27	first 4 bits not used (always zero)
Validity flag	28	valid = logic 0
User data	29	used for subcode data (Q-to-W)
Channel status	30	control bits and category code
Parity bit	31	even parity for bits 4 to 30

SYNC

The sync word is formed by violation of the biphase rule and therefore does not contain any data. Its length is equivalent to 4 data bits. The three different sync patterns indicate the following situations:

- Sync B:
 - Start of a block (384 words), word contains left sample.
- Sync M:
 - Word contains left sample (no block start).
- Sync W:
 - Word contains right sample.

AUDIO SAMPLE

Left and right samples are transmitted alternately.

VALIDITY FLAG

Audio samples are flagged (bit 28 = logic 1) if an error has been detected but was non-correctable. This flag remains the same even if data is taken after concealment.

USER DATA

Subcode bits Q-to-W from the subcode section are transmitted via the user data bit. This data is asynchronous with the block rate.

SAA7345

CHANNEL STATUS

The channel status bit is the same for left and right words. Therefore a block of 384 words contains 192 channel status bits. The category code is always CD. The bit assignment is shown in Table 8.

 Table 8
 EBU channel status

WORD	BITS	FUNCTION
Control	0 to 3	copy of CRC checked Q-channel control bits 0 to 3; bit 2 is logic 1 when copy permitted; bit 3 is logic 1 when recording has pre-emphasis
Reserved mode	4 to 7	always zero
Category code	8 to 15	CD: bit 8 = logic 1; all other bits = logic 0
Clock accuracy	28 to 29	set by EBU control register: 00 = Level II 01 = Level III
Remaining	16 to 27 and 30 to 191	always zero

KILL circuit

The KILL circuit detects digital silence by testing for an all-zero or all-ones data word in the left or right channel before the digital filter. The output is switched active LOW when silence has been detected for at least 200 ms. Two modes are available, selected by the versatile pins register (address 1100):

1-PIN KILL MODE

Active LOW signal on KILL pin when digital silence has been detected on both LEFT and RIGHT channels for 200 ms.

2-PIN KILL MODE

Independent digital silence detection for left and right channels. The KILL pin is active LOW when digital silence has been detected in the LEFT channel for 200 ms, and V3 is active LOW when digital silence has been detected in the RIGHT channel for 200 ms.

When MUTE is active then the KILL output is forced LOW.

Spindle motor control

The spindle motor speed is controlled by a fully integrated digital servo. Address information from the internal ± 8 frame FIFO and disc speed information are used to calculate the motor control output signals.

Several output modes are supported:

- 1. Pulse Density, 2-line (true complement output), 1 MHz sample frequency.
- 2. PWM output, 2-line, 22.05 kHz modulation frequency.
- 3. PWM-output, 4-line, 22.05 kHz modulation frequency.
- 4. CDV motor mode.

The modes are selected via the motor output configuration register (address 0110).

PULSE DENSITY MODE

In the Pulse Density mode the motor output pin MOTO1 is the pulse density modulated motor output signal. A 50% duty cycle corresponds with the motor not actuated, higher duty cycles mean acceleration, lower mean braking.

In this mode, the MOTO2 signal is the inverse of the MOTO1 signal. Both signals change state only on the edges of a 1 MHz internal clock signal.

Possible application diagrams are shown in Fig.16.

SAA7345



PWM MODE, 2-LINE

In the PWM mode the motor acceleration signal is put in pulse-width modulation form on the MOTO1 output and the motor braking signal is pulse-width modulated on the MOTO2 output.

Figure 17 shows the timing and Fig.18 a typical application diagram.





SAA7345

PWM MODE, 4-LINE

Using two extra outputs from the Versatile Pins Interface, it is possible to use the SAA7345 with a 4-input motor bridge. Figure 19 shows the timing and Fig.20 a typical application diagram.



CDV MODE

In the CDV motor mode, the FIFO position will be put in pulse-width modulated form on the MOTO1 pin (carrier frequency 300 Hz) and the PLL frequency signal will be put in pulse-density modulated form on the MOTO2 pin (carrier frequency 4.23 MHz). The integrated motor servo is disabled in this mode.

Remark:

The PWM signal on MOTO1 corresponds to a total memory space of 20 frames, therefore the nominal FIFO position (half-full) will result in a PWM output of 60%.

SAA7345

OPERATION MODES

The motor servo has the operation modes as shown in Table 9 and is controlled by the motor mode register (address 0001).

Table 9Operation modes.

MODE	DESCRIPTION
Start mode 1	Disc is accelerated by applying a positive voltage to the spindle motor. No decisions are involved and the PLL is reset. No disc speed information is available for the microcontroller.
Start mode 2	The disc is accelerated as in Start mode 1, however the PLL will monitor the disc speed. When the disc reaches 75% of its nominal speed, the controller will switch to Jump mode. The motor status signals are valid (register 0010).
Jump mode	Motor servo enabled but FIFO kept reset at 50%. The audio is muted but it is possible to read the subcode.
Jump mode 1	Similar to Jump mode but motor integrator is kept at zero. Used for long jumps.
Play mode	FIFO released after resetting to 50%. Audio mute released.
Stop mode 1	Disc is braked by applying a negative voltage to the motor. No decisions are involved.
Stop mode 2	The disc is braked as in Stop mode 1, but the PLL will monitor the disc speed. As soon as the disc reaches 12% of its nominal speed, the MOTSTOP status signal will go HIGH and switch the motor servo to off mode.
Off mode	Motor not steered.

POWER LIMIT

In Start mode 1, Start mode 2, Stop mode 1 and Stop mode 2, a fixed positive or negative voltage is applied to the motor. This voltage can be programmed as a percentage of the maximum possible voltage via the motor output configuration register (address 0110) to limit current drain during start and stop. The following power limits are possible:

- 100% of maximum (no power limit)
- 75% of maximum
- 50% of maximum
- 37% of maximum.

LOOP CHARACTERISTICS

The gain and cross-over frequencies of the motor control loop can be programmed via the motor gain and bandwidth registers (addresses 0100 and 0101). The possible parameter values are as follows:

Gain: 3.2, 4.0, 6.4, 8.0 12.8, 16, 26.6 or 32. Cross-over frequency, f_4 : -0.5, -0.7, -1.4 or -2.8 Hz. Cross-over frequency, f_3 : -0.85, -1.71 or -3.42 Hz.

FIFO OVERFLOW

If FIFO overflow occurs during Play mode (e.g. as a result of motor shock), the FIFO will be automatically reset to 50% and the audio interpolator is activated to minimize the effect of data loss.

SAA7345



Versatile pins interface

The SAA7345 has five pins that can be reconfigured for different applications as shown in Table 10.

Table 10 Versatile pins

SYMBOL	PIN	ТҮРЕ	CONTROL REGISTER ADDRESS	CONTROL REGISTER DATA	FUNCTION
V1	3	input	1100	X X X 1	off-track input (from digital servo)
				X X X 0	input may be read via status register (address 0010 data X101)
V2	4	input	_	_	input may be read via status register (address 0010 data X110)
V3	26	output	1100	X X 0 X	kill output for right channel
				X 0 1 X	output = logic 0
				X 1 1 X	output = logic 1
V4	25	output	1101	0000	4-line motor drive (using V4 and V5)
				X X 0 1	Q-to-W subcode output
				X X 1 0	output = logic 0
				X X 1 1	output = logic 1
V5	24	output	1101	0 1 X X	de-emphasis output (active HIGH)
				1 0 X X	output = logic 0
				1 1 X X	output = logic 1

Flags Output (CFLG) (open drain output)

A 1-bit flag signal is available at the CFLG pin. This signal shows the status of the error corrector and interpolator and is updated every frame (7.35 kHz).



Table 11 Meaning of flag bits.

F1	F2	F3	F4	F5	F6	F7	MEANING
0	X	Х	Х	Х	Х	Х	no absolute time sync
1	Х	Х	Х	Х	Х	Х	absolute time sync
Х	0	0	Х	Х	Х	X	C1 frame contained no errors
Х	0	1	Х	Х	Х	X	C1 frame contained 1 error
Х	1	0	Х	Х	X	X	C1 frame contained 2 errors
Х	1	1	Х	Х	Х	X	C1 frame non-correctable
Х	X	Х	0	0	Х	X	C2 frame contained no errors
Х	X	X	0	1	X	X	C2 frame contained 1 error
Х	X	X	1	0	Х	X	C2 frame contained 2 errors
X	X	X	1	1	X	X	C2 frame non-correctable
Х	X	X	Х	Х	0	0	no interpolations
Х	X	Х	Х	Х	0	1	at least one 1-sample interpolation
Х	Х	Х	Х	Х	1	0	at least one hold and no interpolations
Х	Х	Х	Х	Х	1	1	at least one hold and one 1-sample interpolation

ABSOLUTE TIME SYNC

The first flag bit (F1) is the absolute time sync signal. It is the FIFO-passed subcode-sync and relates the position of the subcode-sync to the audio data (DAC output).

The flag may be used for special purposes such as synchronization of different players.

FLAGS AT EBU OUTPUT

The CFLG flags are available on bit 4 of the EBU data format when bit 3 of the EBU output control register (address 1010) is set to logic 1.

Double speed mode

Double speed mode is programmed via the Speed control register (address 1011). It is possible to program double speed independent of clock frequency, but optimum performance is achieved with a 33.8688 MHz crystal or a ceramic resonator.

SAA7345

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	-0.5	+6.5	V
V _{I(max)}	maximum input voltage		-0.5	V _{DD} + 0.5	V
Vo	output voltage		-0.5	+6.5	V
lo	output current (continuous)		-	±20	mA
T _{amb}	operating ambient temperature		-40	+85	°C
T _{stg}	storage temperature		-55	+125	°C
V _{es1}	electrostatic handling	note 2	-2000	+2000	V
V _{es2}	electrostatic handling	note 3	-200	+200	V

Notes

- 1. All V_{DD} and V_{SS} connections must be made externally to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k Ω series resistor with a rise time of 15 ns.
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 µH series inductor.

CHARACTERISTICS

 V_{DD} = 3.4 to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V _{DD}	supply voltage		3.4	5.0	5.5	V
I _{DD}	supply current	V _{DD} = 5 V	_	22	50	mA
Analog Fr	ont End (V _{DD} = 4.5 to 5.5 V);	parator inputs HFIN an	d HFREF			
f _{clk}	clock frequency		8	-	35	MHz
V _{th}	switching thresholds		1.2	-	$V_{DD} - 0.4$	V
Analog Fr	ont End (V _{DD} = 3.4 to 5.5 V);	parator inputs HFIN an	d HFREF			
f _{clk}	clock frequency		8	-	20	MHz
V _{tpt}	HFIN input voltage level		-	1.0	-	V
Digital inp	uts CL and RAB					•
V _{IL}	LOW level input voltage		-0.3	-	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD} + 0.3	V
ILI	input leakage current	$V_{I} = 0$ to V_{DD}	-10	_	+10	μA
CI	input capacitance		-	_	10	pF

Preliminary specification

CMOS digital decoding IC with RAM for Compact Disc

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inp	outs PORE, V1 and V2		1	ļ	1	-
V _{thr}	switching threshold voltage rising		_	_	0.8V _{DD}	V
V _{thf}	switching threshold voltage falling		0.2V _{DD}	_	_	V
V _{hys}	hysteresis voltage		-	0.33V _{DD}	_	V
R _{PU}	input pull-up resistance	V _I = 0 V	-	50	_	kΩ
CI	input capacitance		-	-	10	pF
t _{rw}	reset pulse width	PORE only	1	_	_	μs
Digital out	tputs CL16 and CLA			•	_	_
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{DD} – 0.4	_	V _{DD}	V
CL	load capacitance		-	-	50	pF
t _r	output rise time	C _L = 20 pF; note 1	-	_	15	ns
t _f	output fall time	C _L = 20 pF; note 1	-	_	15	ns
Digital out	tputs V4 and V5					
V _{OL}	LOW level output voltage	V_{DD} = 4.5 to 5.5 V; I _{OL} = 10 mA	0	-	1.0	V
		$V_{DD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OL} = 5 \text{ mA}$	0	-	1.0	V
V _{OH}	HIGH level output voltage	V _{DD} = 4.5 to 5.5 V; I _{OH} = -10 mA	$V_{DD} - 1$	-	V _{DD}	V
		V _{DD} = 3.4 V to 5.5 V; I _{OH} = -5 mA	$V_{DD} - 1$	-	V _{DD}	V
CL	load capacitance		-	_	50	pF
t _r	output rise time	C _L = 20 pF; note 1	-	-	15	ns
t _f	output fall time	C _L = 20 pF; note 1	-	-	15	ns
Open-drai	n output CFLG					
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	-	0.4	V
I _{OL}	LOW level output current		-	-	2	mA
CL	load capacitance		-	-	50	pF
t _f	output fall time	C _L = 20 pF; note 1	-	-	30	ns
Open-drai	n outputs KILL and V3			•		
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V
I _{OL}	LOW level output current		_	_	2	mA
CL	load capacitance		_	_	50	pF
t _f	output fall time	C _L = 20 pF; note 1	_	_	15	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
3-state ou	tputs MISC, SCLK, WCLK, DATA	and CL11	I	•	-	•
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{DD} - 0.4	_	V _{DD}	V
CL	load capacitance		-	-	50	pF
t _r	output rise time	C _L = 20 pF; note 1	-	_	15	ns
t _f	output fall time	C _L = 20 pF; note 1	_	_	15	ns
LI	3-state leakage current	$V_{I} = 0$ to V_{DD}	-10	_	+10	μA
3-state ou	tputs MOTO1, MOTO2 and DOBN	l	·			
V _{OL}	LOW level output voltage	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OL} = 10 \text{ mA}$	0	-	1.0	V
		$V_{DD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OL} = 5 \text{ mA}$	0	-	50 pF 15 ns 15 ns $+10$ μ A 1.0 V VDD V 50 pF 10 ns 10 ns +10 μ A 0.3V_DD V V_DD + 0.3 V +10 μ A 10 pF 0.4 V V_DD V 50 pF 15 ns 15 ns	V
V _{OH}	HIGH level output voltage	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OH} = -10 \text{ mA}$	V _{DD} – 1	-	V _{DD}	V
		$V_{DD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OH} = -5 \text{ mA}$	V _{DD} – 1	-	V _{DD}	V
CL	load capacitance		-	_	50	pF
r	output rise time	C _L = 20 pF; note 1	-	_	10	ns
f	output fall time	C _L = 20 pF; note 1	-	_	10	ns
LI	3-state leakage current	$V_{I} = 0$ to V_{DD}	-10	-	+10	μA
Digital inp	out/output DA					
VIL	LOW level input voltage		-0.3	_	0.3V _{DD}	V
ViH	HIGH level input voltage		0.7V _{DD}	_	V _{DD} + 0.3	V
LI	3-state leakage current	$V_{I} = 0$ to V_{DD}	-10	_	+10	μA
CI	input capacitance		-	-	10	pF
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	-	0.4	V
/ _{OH}	HIGH level output voltage	I _{OH} = -1 mA	$V_{DD} - 0.4$	_	V _{DD}	V
CL	load capacitance		-	-	50	pF
r	output rise time	C _L = 20 pF; note 1	_	_	15	ns
f	output fall time	C _L = 20 pF; note 1	-	_	15	ns
Crystal os	cillator input CRIN (external cloc	k)				
Ĵm	mutual conductance at start-up		-	4	_	mS
२ _०	output resistance at start-up		-	11	_	kΩ
CI	input capacitance		-	_	10	pF
LI	input leakage current		-10	_	+10	μA
Crystal os	cillator output CROUT (see Fig.26	6)				
xtal	crystal frequency		8	16.9344	35	MHz
C _{fb}	feedback capacitance		-	-	5	pF
Co	output capacitance		_	_	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I ² S timing						
CLOCK OU	IPUT SCLK (see Fig.23)					
t _{cy}	output clock period	sample rate = fs	_	472.4	-	ns
		sample rate = 2fs	_	236.2	_	ns
		sample rate = 4f _s	_	118.1	_	ns
t _H	clock HIGH time	sample rate = fs	166	-	-	ns
		sample rate = 2f _s	83	-	-	ns
		sample rate = 4f _s	42	-	-	ns
ί <u>ι</u>	clock LOW time	sample rate = fs	166	-	-	ns
		sample rate = 2f _s	83	_	_	ns
		sample rate = 4f _s	42	-	-	ns
t _{su}	set-up time	sample rate = f _s	95	_	_	ns
		sample rate = 2f _s	48	-	-	ns
		sample rate = 4f _s	24	-	-	ns
t _h	hold time	sample rate = f _s	95	-	-	ns
		sample rate = 2f _s	48	-	-	ns
		sample rate = 4f _s	24	-	-	ns
I ² S timing	(double speed)		-			
	TPUT SCLK (see Fig.23)					
t _{cy}	output clock period	sample rate = f _s	_	236.2	_	ns
.,		sample rate = 2f _s	_	118.1	_	ns
		sample rate = 4f _s	_	59.1	_	ns
t _H	clock HIGH time	sample rate = f _s	83	_	_	ns
		sample rate = 2f _s	42	_	_	ns
		sample rate = 4f _s	21	_	_	ns
tL	clock LOW time	sample rate = f _s	83	_	_	ns
		sample rate = 2f _s	42	_	_	ns
		sample rate = 4fs	21	-	-	ns
t _{su}	set-up time	sample rate = f _s	48	-	-	ns
		sample rate = 2f _s	24	-	-	ns
		sample rate = 4fs	12	-	-	ns
t _h	hold time	sample rate = f _s	48	_	_	ns
		sample rate = 2f _s	24	-	-	ns
		sample rate = 4f _s	12	_	_	ns

SAA7345

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Microcont	troller interface timing (see Figs 2	24 and 25)	1	!		-1
INPUTS CL	AND RAB					
tL	input LOW time	single speed	500	-	-	ns
		double speed	260	_	-	ns
t _H	input HIGH time	single speed	500	-	-	ns
		double speed	260	-	-	ns
t _r	rise time	single speed	-	-	480	ns
t _f	fall time	double speed	-	_	240	ns
READ MOD	E					
t _{dRD}	delay time RAB to DA valid		0	-	50	ns
t _{dRZ}	delay time RAB to DA high-impedance		0	-	50	ns
t _{pd}	propagation delay CL to DA	single speed	700	_	980	ns
		double speed	340	-	500	ns
WRITE MOD	DE		1			•
t _{suD}	set-up time DA to CL	single speed; note 2	-700	-	-	ns
		double speed; note 2	-340	-	-	ns
t _{hD}	hold time CL to DA	single speed	-	-	980	ns
		double speed	-	_	500	ns
t _{suCR}	set-up time CL to RAB	single speed	260	_	-	ns
		double speed	140	_	_	ns
t _{dWZ}	delay time DA high-impedance to RAB		50	-	_	ns

Notes

- 1. Timing reference voltage levels are 0.8 V and V_{DD} 0.8 V.
- 2. Negative set-up time means that data may change after clock transition.







SAA7345

CMOS digital decoding IC with RAM for Compact Disc

APPLICATION INFORMATION





1996 Jan 09

PACKAGE OUTLINE



SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

SAA7345

DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.					
Product specification This data sheet contains final product specifications.					
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Preliminary specification

SAA7345

NOTES

Preliminary specification

SAA7345

NOTES

Preliminary specification

SAA7345

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (45)32 88 26 36, Fax. (45)31 57 19 49 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex. Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 51 40, 20035 HAMBURG, Tel. (040)23 53 60, Fax. (040)23 53 63 00 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200 Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000. Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494 Spain: Balmes 22, 08007 BARCELONA Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND. Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07 Ukraine: Philips UKRAINE, 2A Akademika Koroleva str., Office 165. 252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991 United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCDS47 © Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

517021/1100/04/pp40 Document order number: Date of release: 1996 Jan 09 9397 750 00558

Let's make things better.



