INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC22 1996 Aug 14



**SAA7167A** 

# YUV-to-RGB Digital-to-Analog Converter DAC

## FEATURES

- On-chip mixing of digital video data and analog RGB signals
- Supports video input format of YUV 4 : 2 : 2, 4 : 1 : 1, 2 : 1 : 1 and RGB 5 : 6 : 5
- Video input rate up to 66 MHz
- Allows for both binary and two's complement video input data
- Triple 8-bit DACs for video output
- Built-in voltage output amplifier
- Provide keying control with external key and internal 8-bit,  $2 \times 8$ -bit and  $3 \times 8$ -bit pixel colour key
- Programmable via the I<sup>2</sup>C-bus
- 5 V CMOS device; LQFP48 package.

## **GENERAL DESCRIPTION**

The SAA7167A is a mixed-mode designed IC containing a video data path, keying control block, analog mixer, and a



voltage output amplifier, capable of converting digital video data to analog RGB video, and then mixing video and external analog RGB inputs.

The video data path contains a data re-formatter, YUV-to-RGB colour space matrix as well as triple DACs for video data processing. An analog mixer performs multiplexing between DAC outputs of the video path and external analog RGB inputs.

The final analog outputs are buffered with built-in voltage output amplifiers to provide the direct driving capability for a 150  $\Omega$  load. Figure 1 shows the overall block diagram.

The operation of SAA7167 is controlled via the I<sup>2</sup>C-bus.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage	4.75	5.25	V
V <sub>DDA</sub>	analog supply voltage	4.75	5.25	V
T <sub>amb</sub>	operating ambient temperature	0	70	°C

#### **ORDERING INFORMATION**

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
SAA7167A	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2

# SAA7167A

## **BLOCK DIAGRAM**



## PINNING

SYMBOL	PIN	DESCRIPTION	I/O
UV4	1	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV3	2	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV2	3	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV1	4	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV0	5	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
VCLK	6	video clock input	I
V <sub>DDD</sub>	7	digital supply voltage	I/O
V <sub>SSD</sub>	8	digital ground	I/O
HREF	9	horizontal reference input signal	I
PCLK	10	pixel clock input	I
AP	11	test pins, normally connected to ground	I
SP	12	test pins, normally connected to ground	I
P7	13	pixel bus input 7 (for keying control)	I
P6	14	pixel bus input 6 (for keying control)	I
P5	15	pixel bus input 5 (for keying control)	I
P4	16	pixel bus input 4 (for keying control)	1
P3	17	pixel bus input 3 (for keying control)	1
P2	18	pixel bus input 2 (for keying control)	I
P1	19	pixel bus input 1 (for keying control)	I
P0	20	pixel bus input 0 (for keying control)	I
EXTKEY	21	external key signal input	I
SDA	22	I <sup>2</sup> C-bus data line	I/O
SCL	23	I <sup>2</sup> C-bus clock line	1
RES	24	set to LOW to reset the I <sup>2</sup> C-bus	
n.c.	25	not connected	_
V <sub>SSA2</sub>	26	analog ground 2	I/O
V <sub>DDA2</sub>	27	analog supply voltage 2	I/O
Bout	28	analog Blue signal output	0
Bin	29	analog Blue signal input	I
Gout	30	analog Green signal output	0
Gin	31	analog Green signal input	1
Rout	32	analog Red signal output	0
Rin	33	analog Red signal input	1
V <sub>SSA1</sub>	34	analog ground 1	I/O
V <sub>DDA1</sub>	35	analog supply voltage 1	I/O
C <sub>ref(h)</sub>	36	capacitor for reference high voltage output (2.25 V)	I/O

SYMBOL	PIN	DESCRIPTION	I/O
n.c.	37	not connected	-
YUV7	38	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV6	39	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV5	40	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV4	41	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV3	42	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV2	43	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV1	44	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
YUV0	45	digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data	I
UV7	46	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV6	47	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	I
UV5	48	digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R input data	Ι



## FUNCTIONAL DESCRIPTION

The SAA7167A contains a video data path, 3 analog mixers and voltage output amplifiers for the RGB channels respectively, a keying control block as well as an I<sup>2</sup>C-bus control block.

## Video data path

The video data path includes a video data re-formatter, a YUV-to-RGB colour space conversion matrix, and triple 8-bit DACs.

#### **RE-FORMATTER**

The re-formatter de-multiplexes the different video formats YUV 4 : 1 : 1, 4 : 2 : 2 or 2 : 1 : 1 to internal YUV 4 : 4 : 4, which can then be processed by the RGB matrix. The pixel byte sequences of those video input formats are shown in Tables 1 to 4.

	-					
INPUT	P	IXEL B	8YTE S 4 : 2	EQUE 2 : 2	NCE C	)F
YUV0 (LSB)	Y0	Y0	Y0	Y0	Y0	Y0
YUV1	Y1	Y1	Y1	Y1	Y1	Y1
YUV2	Y2	Y2	Y2	Y2	Y2	Y2
YUV3	Y3	Y3	Y3	Y3	Y3	Y3
YUV4	Y4	Y4	Y4	Y4	Y4	Y4
YUV5	Y5	Y5	Y5	Y5	Y5	Y5
YUV6	Y6	Y6	Y6	Y6	Y6	Y6
YUV7 (MSB)	Y7	Y7	Y7	Y7	Y7	Y7
UV0 (LSB)	U0	V0	U0	V0	U0	V0
UV1	U1	V1	U1	V1	U1	V1
UV2	U2	V2	U2	V2	U2	V2
UV3	U3	V3	U3	V3	U3	V3
UV4	U4	V4	U4	V4	U4	V4
UV5	U5	V5	U5	V5	U5	V5
UV6	U6	V6	U6	V6	U6	V6
UV7 (MSB)	U7	V7	U7	V7	U7	V7
Y data	0	1	2	3	4	5
UV data	(	)	2	2	4	1

**Table 1**Pixel byte sequence of 4 : 2 : 2

## SAA7167A

Table 2Pixel byte sequence of 4 : 1 : 1

INPUT	Р	IXEL	BYTE	SEQI	JENC	EOF	4:1:	1
YUV0	Y0	Y0	Y0	Y0	Y0	Y0	Y0	Y0
YUV1	Y1	Y1	Y1	Y1	Y1	Y1	Y1	Y1
YUV2	Y2	Y2	Y2	Y2	Y2	Y2	Y2	Y2
YUV3	Y3	Y3	Y3	Y3	Y3	Y3	Y3	Y3
YUV4	Y4	Y4	Y4	Y4	Y4	Y4	Y4	Y4
YUV5	Y5	Y5	Y5	Y5	Y5	Y5	Y5	Y5
YUV6	Y6	Y6	Y6	Y6	Y6	Y6	Y6	Y6
YUV7	Y7	Y7	Y7	Y7	Y7	Y7	Y7	Y7
UV0	Х	Х	Х	Х	Х	Х	Х	Х
UV1	Х	Х	Х	Х	Х	Х	Х	Х
UV2	Х	Х	Х	Х	Х	Х	Х	Х
UV3	Х	Х	Х	Х	X	X	X	Х
UV4	V6	V4	V2	V0	V6	V4	V2	V0
UV5	V7	V5	V3	V1	V7	V5	V3	V1
UV6	U6	U4	U2	U0	U6	U4	U2	U0
UV7	U7	U5	U3	U1	U7	U5	U3	U1
Y data	0	1	2	3	4	5	6	7
UV data		(	)			4	4	

Table 3 Pixel	bvte seauence	of 2:1:1
---------------	---------------	----------

INPUT	Р	IXEL	BYTE	SEQI	JENC	E OF :	2:1:	1
YUV0	U0	Y0	V0	Y0	U0	Y0	V0	Y0
YUV1	U1	Y1	V1	Y1	U1	Y1	V1	Y1
YUV2	U2	Y2	V2	Y2	U2	Y2	V2	Y2
YUV3	U3	Y3	V3	Y3	U3	Y3	V3	Y3
YUV4	U4	Y4	V4	Y4	U4	Y4	V4	Y4
YUV5	U5	Y5	V5	Y5	U5	Y5	V5	Y5
YUV6	U6	Y6	V6	Y6	U6	Y6	V6	Y6
YUV7	U7	Y7	V7	Y7	U7	Y7	V7	Y7
Y data	Х	0	Х	2	Х	4	Х	6
UV data	0	Х	0	Х	4	Х	4	Х

INPUT	PIXEL	BYTE SEC 5 : 6	QUENCE C 6 : 5	OF RGB
UV7	G0	G0	G0	G0
UV6	R4	R4	R4	R4
UV5	R3	R3	R3	R3
UV4	R2	R2	R2	R2
UV3	R1	R1	R1	R1
UV2	R0	R0	R0	R0
UV1	G5	G5	G5	G5
UV0	G4	G4	G4	G4
YUV7	G3	G3	G3	G3
YUV6	G2	G2	G2	G2
YUV5	G1	G1	G1	G1
YUV4	B4	B4	B4	B4
YUV3	B3	B3	B3	B3
YUV2	B2	B2	B2	B2
YUV1	B1	B1	B1	B1
YUV0	B0	B0	B0	B0
RGB data	0	1	2	3

Table 4Pixel byte sequence of 5 : 6 : 5

For RGB 5 : 6 : 5 video inputs, the video data are just directly bypassed to triple DACs.

The input video data can be selected to either two's complement ( $I^2C$ -bus DRP-bit = 0) or binary offset (DRP-bit = 1). The video input format is selected by  $I^2C$ -bus bits FMTC1 and FMTC0.

The rising edge of HREF input defines the start of active video data. When HREF is inactive, the video output will be blanked.

#### YUV-TO-RGB MATRIX

The matrix converts YUV data, in accordance with CCIR-601, to RGB data with approximately 1.5 LSB deviation to the theoretical values for 8-bit resolution.

#### **TRIPLE 8-BIT DACS**

Three identical DACs for R, G and B video outputs are designed with voltage-drive architecture to provide high-speed operation of up to 66 MHz conversion data rate. A  $C_{ref(h)}$  pin is provided to allow for one external de-coupling capacitor to be connected between the internal reference voltage source and ground.

### Analog mixers and keying control

The analog mixers are controlled to switch between the outputs from the video DACs and analog RGB inputs by a keying signal. The analog RGB inputs need to interface with analog mixers in the way of DC-coupling, also these RGB inputs are limited to RGB signals without a sync level pedestal. The keying control can be enabled by setting I<sup>2</sup>C bit KEN = 1. Two kinds of keying are possible to generate: one is external key (from EXTKEY pin when KMOD2 to KMOD0 are logic 0), and the other is the internal pixel colour key (when KMOD2 to KMOD0 are not logic 0) generated by comparing the input pixel data with the internal I<sup>2</sup>C-bus register value KD7 to KD0. Controlled by KMOD2 to KMOD0 bits, there are 4 ways to compare the pixel data (see Table 5).

Table 5KMOD2 to KMOD0

KMOD2 to KMOD0	PIXEL TYPE	REMARK
100	8-bit pixel	pseudo colour mode
101	$2 \times 8$ -bit pixel	high colour mode 1 with pixels given at both rising and falling edges of PCLK
110	$2 \times 8$ -bit pixel	high colour mode 2 with pixels given only at rising edges of PCLK
111	$3 \times 8$ -bit pixel	true colour mode

Since only one control register KD7 to KD0 provides the data value for pixel data comparison, when at  $2 \times 8$ -bit or  $3 \times 8$ -bit pixel input modes, it is presumed that all input bytes (lower, middle, or higher) of each pixel must be same as KD7 to KD0 in order to make graphics colour key active.

The polarity of EXTKEY can be selected with KINV. With KINV = 0, EXTKEY = HIGH switches analog mixers to select DAC outputs. Before the internal keying signal switches the analog multiplexers, it can be further delayed up to 7 PCLK cycles with the control bits KDLY2 to KDLY0.

## SAA7167A

## Voltage output amplifiers

Before the analog input enters the analog mixers, it passes through voltage output amplifiers. Level shifters are used internally to provide an offset of 0.2 V and an amplifier gain of 2 for analog inputs to match with the output levels from DACs. After buffering with voltage output amplifiers, the final RGB outputs can drive a 150  $\Omega$  load directly (25  $\Omega$ internal resistor, 50  $\Omega$  external serial resistor, and 75  $\Omega$ load resistor at monitor side (see Fig.9). The output voltage level of DAC ranges from the lowest level 0.2 V (zero code) to the highest level 1.82 V (all one code).

With the digital input YUV video data in accordance with CCIR-601, the RGB output of 8-bit DAC actually ranges from the 16th step (black) to the 235th step (white). Therefore, after the voltage divider with external serial resistor and monitor load resistor, the output voltage range to monitor is approximately 0.7 V (peak-to-peak).

## I<sup>2</sup>C-bus control

Only one control byte is needed for the SAA7167A. The  $I^2$ C-bus format is shown in Table 6.

Table 6	I <sup>2</sup> C-bus format; see notes 1 to	7
---------	---	---

S slave address A subaddress A data A P
---

## Notes

- 1. S = START condition.
- 2. Slave address = 1011 111X; this slave address is identical to the one for the SAA9065.
- 3. A = acknowledge; generated by the slave.
- 4. Subaddress = subaddress byte.
- 5. Data = data byte.
- 6. P = STOP condition.
- 7.  $X = R/\overline{W}$  control bit:
  - a) X = 0; order to write.
  - b) X = 1; order to read (not used for SAA7167A).

#### Table 7 Control data byte

SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
00	KMOD2	KMOD1	KMOD0	DRP	KEN	KINV	FMTC1	FMTC0
01	0	0	0	0	0	KDLY2	KDLY1	KDLY0
02	KD7	KD6	KD5	KD4	KD3	KD2	KD1	KD0

SAA7167A

BIT	DESCRIPTION		
FMTC1 and FMTC0	video format control:		
	00; YUV 4 : 2 : 2		
	01; YUV 4 : 1 : 1		
	10; YUV 2 : 1 : 1/CCIR-656		
	11; RGB 5 : 6 : 5		
KINV	key polarity:		
	KINV = 0: EXTKEY = HIGH for analog mixer to select DAC outputs		
	KINV = 1: EXTKEY = HIGH for analog mixer to select analog RGB inputs		
KEN	key enable:		
	0 = disable		
	1 = enable		
DRP	UV input data code: 0 = two's complement; 1 = binary offset		
KMOD2 to KMOD0	keying mode:		
	000; external key		
	100; 8-bit pixel colour key		
	101; $2 \times 8$ -bit pixel colour key (with two-edge clock latching for pixel input)		
	110; $2 \times 8$ -bit pixel colour key (with one-edge clock latching for pixel input)		
	111; $3 \times 8$ -bit pixel colour key (with one-edge clock latching for pixel input)		
	all other combinations are reserved		
KDLY2 to KDLY0	added keying delay cycles (from 0 to 7 PCLK)		
KD7 to KD0	the data value compared for 8, 16 or 24-bit pixel colour key		

## **Table 8**Bit functions in data byte; notes 1 and 2

## Notes

- 1. All I<sup>2</sup>C-bus control bits are initialized to logic 0 after  $\overline{\text{RES}}$  is activated.
- 2. PCLK should be active in any event to allow for correct operation of I<sup>2</sup>C-bus programming.

## DC CHARACTERISTICS

 $T_{amb} = 0$  to 70 °C.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage	4.75	5.0	5.25	V
V <sub>DDA</sub>	analog supply voltage	4.75	5.0	5.25	V
I <sub>DDtot</sub>	total supply current (f <sub>clk</sub> = 66 MHz)	-	105	-	mA
VIH	HIGH level input voltage (pin SDA)	3	-	V <sub>DDD</sub> + 0.5	V
V <sub>IL</sub>	LOW level input voltage (pin SDA)	-0.5	-	+1.5	V
V <sub>IH</sub>	HIGH level digital input voltage	2	-	-	V
V <sub>IL</sub>	LOW level digital input voltage	-	-	0.8	V
V <sub>in</sub>	full-scale analog RGB inputs	-	0.7	-	V
V <sub>out</sub>	full scale analog RGB outputs (for 150 $\Omega$ load)	-	1.4	-	V
DNL	differential non-linearity error of video output	-	-	1	LSB
INL	integral non-linearity error of video output	-	-	1	LSB

# SAA7167A

## AC CHARACTERISTICS

 $T_{amb} = 0$  to 70 °C.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCLK					
f <sub>clk</sub>	video clock rate		-	66	MHz
δ	duty factor of VCLK		50	60	%
PCLK					
f <sub>clk</sub>	pixel clock rate				
	8-bit pixel colour key; see Fig.4	-	_	77.5	MHz
	$2 \times 8$ -bit pixel colour key; mode 1; see Fig.5	_	_	50	MHz
	$2 \times 8$ -bit pixel colour key; mode 2; see Fig.6	-	_	80	MHz
	$3 \times 8$ -bit pixel colour key; see Fig.7	_	_	77.5	MHz
δ	duty factor of PCLK	40	50	60	%
t <sub>su1</sub>	digital input set-up time to VCLK rising edge	3	-	-	ns
t <sub>h1</sub>	digital input hold time to VCLK rising edge	2	-	-	ns
t <sub>su2</sub>	digital input set-up time to PCLK rising edge	0	-	-	ns
t <sub>h2</sub>	digital input hold time to PCLK rising edge	4.2	-	-	ns
t <sub>su3</sub>	digital input set-up time to PCLK falling edge	-1	-	-	ns
t <sub>h3</sub>	digital input hold time to PCLK falling edge	6	-	-	ns
t <sub>sw</sub>	switching time between video DAC/analog inputs; note 1		-	15	ns
T <sub>group</sub>	overall group delay from digital video inputs to analog outputs (see Fig.8):				
	YUV video input mode	-	20T <sub>VCLK</sub> + t <sub>PD</sub>	-	ns
	RGB video input mode	-	12T <sub>VCLK</sub> + t <sub>PD</sub>	-	ns
t <sub>r</sub>	DAC analog output rise time (see Fig.8); note 2	_	3.5	-	ns
t <sub>f</sub>	DAC analog output fall time (see Fig.8); note 2	_	3.5	-	ns
t <sub>s</sub>	DAC analog output settling time (see Fig.8); note 3	-	16.5	-	ns
t <sub>PD</sub>	DAC analog output propagation delay (see Fig.8); note 4		20	-	ns
Analog ou	tputs from analog inputs				
Gv	voltage gain	-	2.0	-	
В	bandwidth (-3 dB)	160	-	-	MHz
SR	slew rate	100	110	-	V/µs

#### Notes

- 1. Switching time measured from the 50% point of the EXTKEY transition edge to the 50% point of the selected analog output transition.
- 2. DAC output rise/fall time measured between the 10% and 90% points of full scale transition.
- 3. DAC settling time measured from the 50% point of full-scale transition to the output remaining within  $\pm$ 1 LSB.
- 4. DAC analog output propagation delay measured from the 50% point of the rising edge of VCLK to the 50% point of full-scale transition.













SAA7167A

# YUV-to-RGB Digital-to-Analog Converter DAC

## **APPLICATION INFORMATION**



## PACKAGE OUTLINE



## SAA7167A

#### SOLDERING

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### **Reflow soldering**

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

# Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## SAA7167A

## DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.