INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC01 January 1994



SAA6579

FEATURES

- Anti-aliasing filter (2nd order)
- Integrated 57 kHz bandpass filter (8th order)
- Reconstruction filter (2nd order)
- Clocked comparator with automatic offset compensation
- 57 kHz carrier regeneration
- Synchronous demodulator for 57 kHz modulated RDS signals
- Selectable 4.332/8.664 MHz crystal oscillator with variable dividers
- Clock regeneration with lock on bi-phase data rate
- Bi-phase symbol decoder with integrate and dump functions
- Differential decoder
- Signal quality detector
- Subcarrier output.

QUICK REFERENCE DATA

GENERAL DESCRIPTION

The integrated CMOS circuit SAA6579 is an RDS demodulator. It recovers the additional inaudible RDS information which is transmitted by FM radio broadcasting.

The data signal RDDA and the clock signal RDCL are provided as outputs for further processing by a suitable decoder (microcomputer).

The operational functions of the device are in accordance with the "CENELEC EN 50067".

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DDA}	analog supply voltage (pin 5)	3.6	5	5.5	V
V _{DDD}	digital supply voltage (pin 12)	3.6	5	5.5	V
I _{tot}	total supply current	-	6	_	mA
Vi	RDS input amplitude (RMS value; pin 4)	1	-	-	mV
V _{OH}	output level HIGH for signals RDDA, RDCL, QUAL and T57	4.4	-	-	V
V _{OL}	output level LOW for signals RDDA, RDCL, QUAL and T57	-	_	0.4	V
T _{amb}	operating ambient temperature	-40	_	+85	°C

ORDERING INFORMATION

		PACKAGE				
ITPE NUMBER	NAME	DESCRIPTION	VERSION			
SAA6579 DIP16		plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1			
SAA6579T SO16		plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1			

SAA6579

BLOCK DIAGRAM



SAA6579

PINNING

SYMBOL	PIN	DESCRIPTION			
			_	MEH16	4
QUAL	1	quality indication output			
RDDA	2	RDS data output	QUAL 1		16 RDCL
V _{ref}	3	reference voltage output ($0.5V_{DDA}$)			
MUX	4	multiplex signal input	RDDA 2		15 T57
V _{DDA}	5	+5 V supply voltage for analog part	V _{ref} 3		14 OSCO
V _{SSA}	6	ground for analog part (0 V)	· rei		
CIN	7	subcarrier input to comparator	MUX 4		13 OSCI
SCOUT	8	subcarrier output of reconstruction filter	V _{DDA} 5	SAA6579	12 V _{DDD}
MODE	9	oscillator mode / test control input			
TEST	10	test enable input	V _{SSA} 6		11 V _{SSD}
V _{SSD}	11	ground for digital part (0 V)			
V _{DDD}	12	+5 V supply voltage for digital part	CIN 7		10 TEST
OSCI	13	oscillator input	SCOUT 8		9 MODE
OSCO	14	oscillator output			<u></u>
T57	15	57 kHz clock signal output	Fic	g.2 Pin configuration	on.
RDCL	16	RDS clock output			

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); ground pins 6 and 11 connected together.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDA}	supply voltage (pin 5)		0	6	V
V _{DDD}	supply voltage (pin 12)		0	6	V
V _n	voltage on all pins; grounds excluded		-0.5	V _{DD} + 0.5	V
T _{stg}	storage temperature		-40	+150	°C
T _{amb}	operating ambient temperature		-40	+85	°C
V _{ESD}	electrostatic handling for all pins	note 1	±300	_	V
	except pins 9 and 10	note 2	+1500	-3000	V

Notes to the limiting values

- 1. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.
- 2. Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

FUNCTIONAL DESCRIPTION

The SAA6579 is a demodulator circuit for RDS applications. It contains a 57 kHz bandpass filter and a digital demodulator to regenerate the RDS data stream out of the multiplex signal (MPX).

Filter part

The MUX signal is band-limited by a second-order anti-aliasing-filter and fed through a 57 kHz band-pass filter (8th order band-pass filter with 3 kHz bandwidth) to separate the RDS signals. This filter is formed in switched capacitor technique and clocked by a clock frequency of 541.5 kHz derived from the 4.332/8.664 MHz crystal oscillator. Then the signal is fed to the reconstruction filter to smooth the sampled and filtered RDS signal before it is output on pin 8. The signal is AC-coupled to the comparator (pin 7), which is clocked with a frequency of 228 kHz (synchronized by the 57 kHz of the demodulator).

Digital part

The synchronous demodulator (Costas loop block) with carrier regeneration demodulates the internal coupled, digitized signal. The suppressed carrier is recovered from the two sidebands (Costas loop). The demodulated signal is low-pass-filtered in such a way that the overall pulse shape (transmitter and receiver) approaches a cosinusoidal form in conjunction with the following "Integrate and dump" circuit.

The data-spectrum shaping is split into two equal parts and handled in the transmitter and in the receiver. Ideally, the data filtering should be equal in both of these parts. The overall data-channel-spectrum shaping of the transmitter and the receiver is approximately 100% roll-off. The "Integrate and dump" circuit performs an integration over a clock period. This results in a demodulated and valid RDS signal in form of biphase symbols being output from the integrate and dump circuit. The final stages of RDS data processing are the biphase symbol decoding and the differential decoding. After synchronization by data clock RDCL (pin 16) data appears on the RDDA output (pin 2). The output of the biphase symbol decoder is evaluated by a special circuit to provide an indication of "good" data (QUAL = HIGH) or "corrupt" data (QUAL = LOW).

Timing

Fixed and variable dividers are applied to the 4.332/8.664 MHz crystal oscillator to generate the 1.1875 kHz RDS clock RDCL, which is synchronized by the incoming data. Which ever clock edge is considered (positive or negative going edge) the data will remain valid for 399 μ s after the clock transition. The timing of data change is 4 μ s before a clock change. Which clock transition (positive or negative going clock) the data change occurs in, depends on the lock conditions and is arbitrary (bit slip).

During poor reception it is possible that faults in phase occur, then the clock signal stays uninterrupted, and data is constant for 1.5 clock periods. Normally, faults in phase do not occur on a cyclic basis. If however, faults in phase occur in this way, the minimum spacing between two possible faults in phase depends on the data being transmitted. The minimum spacing cannot be less than 16 clock periods. The quality bit changes only at the time of a data change.

SAA6579

SAA6579

CHARACTERISTICS

 $V_{DDA} = V_{DDD} = 5 \text{ V}; \text{ T}_{amb} = +25 \text{ °C}$ and measurements taken in Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DDA}	supply voltage (pin 5)		3.6	5	5.5	V
V _{DDD}	supply voltage (pin 12)		3.6	5	5.5	V
I _{tot}	total supply current	I ₁ + I ₂	_	6	-	mA
V _{ref}	reference voltage (pin 3)	V _{DDA} = 5 V	-	2.5	-	V
MPX inpu	t (signal before the capacitor on pin 4	4)				-
V _{i MPX}	RDS amplitude (RMS value)	$\Delta f = \pm 1.2 \text{ kHz RDS};$ $\Delta f = \pm 3.5 \text{ kHz ARI}; see Fig.4$	1	-	-	mV
	maximum input signal capability	f = 57 ±2 kHz	200	-	-	mV
	(peak-to-peak value)	f < 50 kHz	1.4	_	_	V
		f < 15 kHz	2.8	_	-	V
		f > 70 kHz	3.5	_	-	V
R ₄₋₆	input resistance	f = 0 to 100 kHz	40	_	-	kΩ
G ₈₋₄	signal gain	f = 57 kHz	17	20	23	dB
57 kHz ba	nd-pass filter			1		
f ₀	centre frequency	T _{amb} = −40 to +85 °C	56.5	57.0	57.5	kHz
В	–3 dB bandwidth		2.5	3.0	3.5	kHz
G	stopband attenuation	$\Delta f = \pm 7 \text{ kHz}$	31	-	-	dB
		f < 45 kHz	40	_	-	dB
		f < 20 kHz	50	-	-	dB
		f > 70 kHz	40	-	-	dB
R ₈	output resistance (pin 8)	f = 57 kHz	-	26	-	Ω
Comparat	tor input (pin 7)			1		1
Vi	minimum input level (RMS value)	f = 57 kHz	-	1	10	mV
R _{CIN}	input resistance		70	110	150	kΩ
Oscillator	r input (pin 13)			1		
VIH	input voltage HIGH	V _{DDD} = 5.0 V	4.0	_	_	V
V _{IL}	input voltage LOW	V _{DDD} = 5.0 V	_	_	1.0	V
<u>ц</u>	input current	V _{DDD} = 5.5 V	_	_	±1	μA
Digital de	modulator and outputs QUAL, RDDA		2, 14, 15	and 16)	-	<u> </u>
V _{QH}	output voltage HIGH	$I_{Q} = -20 \ \mu \text{A}; \ \text{V}_{\text{DDD}} = 4.5 \ \text{V}$	4.4	_	_	V
V _{QL}	output voltage LOW	$I_Q = 3.2 \text{ mA}; V_{DDD} = 5.5 \text{ V}$	_	_	0.4	V
f _{RDCL}	nominal clock frequency RDCL		_	1187.5	_	Hz
Δt_{RDCL}	jitter of RDCL		_	-	18	μs
f _{T57}	nominal subcarrier frequency T57	note 1	_	57.0	-	kHz
					-	4

SAA6579

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
lo	output current OSCO (pin 14)	V _{DDD} = 4.5 V				
		V ₁₄ = 0.4 V	1.5	_	-	mA
		V ₁₄ = 4.1 V	-1.6	_	_	mA
	QUAL, RDDA, T57, RDCL (pins 1, 2, 15	V ₁₄ = 0.4 V	5.9	_	-	mA
	and 16)	V ₁₄ = 4.1 V	-5.3	-	-	mA
4.332 MHz	z crystal parameters	l				1
XTAL	frequency f ₀		_	4.33200	_	MHz
	maximum permitted tolerance		_	±50	_	10 ⁻⁶
	adjustment tolerance of f ₀	T _{amb} = +25 °C	_	_	±20	10-6
		T _{amb} = -40 to +85 °C	-	-	±25	10-6
	load capacitance		_	30	-	pF
	resonance resistance		_	_	60	Ω
8.664 MHz	z crystal parameters			•		
XTAL	frequency f ₀		_	8.664	_	MHz
	maximum permitted tolerance		-	±50	_	10-6
	adjustment tolerance of f ₀	T _{amb} = +25 °C	_	-	±30	10 ⁻⁶
		T _{amb} = -40 to +85 °C	_	_	±30	10 ⁻⁶
	load capacitance		-	30	_	pF
	resonance resistance		_	_	60	Ω

Note to the characteristics

1. The signal T57 has a phase lead of 123° (±180°) relative to the ARI carrier at output SCOUT.





January 1994

SAA6579

VERSION

SOT38-1

IEC

050G09

JEDEC

MO-001AE

EIAJ

Radio Data System (RDS) demodulator

PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body



SAA6579

92-10-02 95-01-19

SOT38-1



SAA6579

SAA6579

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 $^{\circ}\text{C}.$

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

SAA6579

DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification This data sheet contains preliminary data; supplementary data may be published late			
Product specification	This data sheet contains final product specifications.		
Limiting values			
more of the limiting values n of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or hay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification miting values for extended periods may affect device reliability.		
Application information			

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.