1GHz low-voltage Fractional-N synthesizer

SA7025

DESCRIPTION

The SA7025 is a monolithic low power, high performance dual frequency synthesizer fabricated in QUBiC BiCMOS technology. Featuring Fractional-N division with selectable modulo 5 or 8 implemented in the Main synthesizer to allow the phase detector comparison frequency to be five or eight times the channel spacing. This feature reduces the overall division ratio yielding a lower noise floor and faster channel switching. The phase detectors and charge pumps are designed to achieve phase detector comparison frequencies up to 5MHz. A triple modulus prescaler (divide by 64/65/72) is integrated on chip with a maximum input frequency of 1.0GHz. Programming and channel selection are realized by a high speed 3-wire serial interface.

FEATURES

- Operation up to 1.0GHz
- Fast locking by "Fractional-N" divider
- Auxiliary synthesizer
- Digital phase comparator with proportional and integral charge pump output
- High speed serial input
- Low power consumption
- Programmable charge pump currents
- Supply voltage range 2.7 to 5.5V
- Excellent input sensitivity: V_{RF IN} = −20dBm

APPLICATIONS

- NADC (North American Digital Cellular)
- PDC (Personal Digital Cellular)
- Cellular radio
- Spread-spectrum receivers

PIN CONFIGURATION




Figure 1. Pin Configuration

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Shrink Small Outline Package (SSOP)	−40 to +85°C	SA7025DK	SOT266-1

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V	Supply voltage, V _{DD} , V _{DDA} , V _{CCP}	-0.3 to +6.0	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{DD} + 0.3)	V
T _{STG}	Storage temperature range	-65 to +150	°C
T _A	Operating ambient temperature range	-40 to +85	°C

NOTE: Thermal impedance $(\theta_{JA}) = 117^{\circ}$ C/W. This device is ESD sensitive.

1GHz low-voltage Fractional-N synthesizer

SA7025

PIN DESCRIPTIONS

Symbol	Pin	Description
CLOCK	1	Serial clock input
DATA	2	Serial data input
STROBE	3	Serial strobe input
V _{SS}	4	Digital ground
RF _{IN}	5	Prescaler positive input
RFIN	6	Prescaler negative input
V _{CCP}	7	Prescaler positive supply voltage. This pin supplies power to the prescaler and RF input buffer
REF _{IN}	8	Reference divider input
RA	9	Auxiliary current setting; resistor to V _{SSA}
AUX _{IN}	10	Auxiliary divider input
PHA	11	Auxiliary phase detector output
V _{SSA}	12	Analog ground
PHI	13	Integral phase detector output
PHP	14	Proportional phase detector output
V _{DDA}	15	Analog supply voltage. This pin supplies power to the charge pumps, Auxiliary prescaler, Auxiliary and Reference buffers.
RN	16	Main current setting; resistor to V _{SSA}
RF	17	Fractional compensation current setting; resistor to V _{SSA}
LOCK	18	Lock detector output
TEST	19	Test pin; connect to V _{DD}
V _{DD}	20	Digital supply voltage. This pin supplies power to the CMOS digital part of the device

1GHz low-voltage Fractional-N synthesizer

SA7025

BLOCK DIAGRAM




Figure 2. Block Diagram

1GHz low-voltage Fractional-N synthesizer

SA7025

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{DDA} = V_{CCP} = 3V$; $T_A = 25^{\circ}C$, unless otherwise specified.

	DADAMETED	TEST COMPLETIONS	LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
V _{SUPPLY}	Recommended operating conditions	$V_{CCP} = V_{DD}, V_{DDA} \ge V_{DD}$	2.7		5.5	V	
I _{STANDBY}	Total standby supply currents	$EM = EA = 0, I_{RN} = I_{RF} = I_{RA} = 0$		50	500	μΑ	
Operational	supply currents: $I = I_{DD} + I_{CCP} + I_{DDA}$; I_{R}	_{RN} = 25μA, I _{RA} = 25μA, (see Note 5)					
I _{AUX}	Operational supply currents	EM = 0, EA = 1		3.5		m/	
I _{MAIN}	Operational supply currents	EM = 1, EA = 0		5.5		m/	
I _{TOTAL}	Operational supply currents	EM = EA = 1		7.5		m/	
	ts CLK, DATA, STROBE		•				
V_{IH}	High level input voltage range		0.7xV _{DD}		V_{DD}	V	
VII	Low level input voltage range		0		0.3xV _{DD}	V	
Digital outp	uts LOCK						
V _{OL}	Output voltage LOW	I _O = 2mA			0.4	V	
VoH	Output voltage HIGH	I _O = -2mA	V _{DD} -0.4			V	
	nps: $V_{DDA} = 3V / I_{RX} = 25\mu A$ or $V_{DDA} = 5V$			ecified. (Se	ee Note 16)		
	Setting current range for any setting re-	2.7V < V _{DDA} < 5.5V		25	1		
$ I_{RX} $	sistor	4.5V < V _{DDA} < 5.5V		62.5	1	μA	
V _{PHOUT}	Output voltage range	1.5 × VDDA × 0.0 v	0.7	02.0	V _{DDA} -0.8	V	
VPHOUT Charge pun		L	0.7		V DDA -0.0	v	
ai ge puii	ink i rier	$I_{RA} = -62.5 \mu A$; $V_{PHA} = V_{DDA}/2^{13}$	400	500	600	$\overline{}$	
I _{PHA}	Output current PHA	$I_{RA} = -02.5\mu A$, $V_{PHA} = V_{DDA}/2$	160	200	240	μA	
4.1		$IRA = -25\mu A$, $VPHA = VDDA/2$	160	200	240		
$\frac{\Delta I_{PHP_A}}{ I_{PHP_A} }$				2	6	%	
	Output current matching PHA pump	$V_{DDA} = 3V$, $I_{RA} = 25\mu A$			±50	μΑ	
ΔI_{PHA_M}	Output current matching PHA pump	$V_{DDA} = 5V, I_{RA} = 62.5 \mu A$			±65		
Charge pun	np PHP, normal mode ^{1, 4, 6} $V_{RF} = V_{DDA}$	_					
	Outside service of BLID	$I_{RN} = -62.5 \mu A; V_{PHP} = V_{DDA}/2^{13}$	440	550	660	—	
IIDHD NI	Output current PHP	1 05 4 1/ 1/ /0	175	220		μ/	
I _{PHP_N}	1 '	$I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$	175	220	265		
ΔI _{PHP_N}	Relative output current variation PHP	$I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2, 13}$	175	2	6	%	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$	·	$I_{RN} = -62.5 \mu A^{2, 13}$	175			%	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$	Relative output current variation PHP Output current matching PHP normal mode	$I_{RN} = -62.5 \mu A^{2, 13}$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$	175		6 ±50		
ΔI _{PHP_N} I _{PHP_N}	Output current matching PHP normal mode	$I_{RN} = -62.5\mu A^{2, 13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$	175		6		
ΔI _{PHP_N} I _{PHP_N}	Output current matching PHP normal mode np PHP, speed-up mode ^{1, 4, 7} V _{RF} = V _{DD}	$I_{RN} = -62.5\mu A^{2, 13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$		2	6 ±50 ±65		
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\Delta I_{PHP_N_M}$	Output current matching PHP normal mode	$I_{RN} = -62.5 \mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$ $V_{DDA} = 5V, I_{RA} = 62.5 \mu A$ A $I_{RN} = -62.5 \mu A; V_{PHP} = V_{DDA}/2^{13}$	2.20	2.75	6 ±50 ±65	μ.	
ΔI _{PHP_N} I _{PHP_N} ΔI _{PHP_N_M} ΔI _{PHP_N_M} Charge pun	Output current matching PHP normal mode np PHP, speed-up mode ^{1, 4, 7} V _{RF} = V _{DD}	$I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$		2	6 ±50 ±65	μ.	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\Delta I_{PHP_N_M}$ Charge pum	Output current matching PHP normal mode np PHP, speed-up mode ^{1, 4, 7} V _{RF} = V _{DD}	$I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, ^{13}$	2.20	2.75	6 ±50 ±65 3.30 1.35 6	μ./ m/	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ Charge pun $\frac{ I_{PHP_S} }{\Delta I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$	Output current matching PHP normal mode INDITION PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP	$I_{RN} = -62.5 \mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$ $V_{DDA} = 5V, I_{RA} = 62.5 \mu A$ A $I_{RN} = -62.5 \mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25 \mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5 \mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$	2.20	2 2.75 1.1	6 ±50 ±65 3.30 1.35 6 ±250	μ <i>Α</i> • m/	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{\Delta I_{PHP_NM}}$ Charge pun $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$	Output current matching PHP normal mode on PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode	$I_{RN} = -62.5 \mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$ $V_{DDA} = 5V, I_{RA} = 62.5 \mu A$ A $I_{RN} = -62.5 \mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25 \mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5 \mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25 \mu A$ $V_{DDA} = 5V, I_{RA} = 62.5 \mu A$	2.20	2 2.75 1.1	6 ±50 ±65 3.30 1.35 6	μ <i>Α</i> • m/	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$	Output current matching PHP normal mode INDITION PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP	$I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$	2.20 0.85	2 2.75 1.1 2	6 ±50 ±65 3.30 1.35 6 ±250	μ <i>!</i> • m <i>i</i>	
ΔI _{PHP_N} I _{PHP_N} ΔI _{PHP_N} ΔI _{PHP_N_M} Charge pun ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S}	Output current matching PHP normal mode on PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode on PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD}	$I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$	2.20	2 2.75 1.1 2	6 ±50 ±65 3.30 1.35 6 ±250	μ./- - m./- - γ./-	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{\Delta I_{PHP_NM}}$ Charge pun $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$	Output current matching PHP normal mode on PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode	$I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$	2.20 0.85	2 2.75 1.1 2	6 ±50 ±65 3.30 1.35 6 ±250 ±300	μ./- - m./- - γ./-	
ΔI _{PHP_N} I _{PHP_N} ΔI _{PHP_N} ΔI _{PHP_N_M} Charge pun ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S}	Output current matching PHP normal mode on PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode on PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD}	$I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, ^{13}$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$	2.20 0.85	2 2.75 1.1 2	6 ±50 ±65 3.30 1.35 6 ±250 ±300	μ./ • m./ • μ./ • m./	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$	Output current matching PHP normal mode The PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode The PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD} Output current PHI Relative output current variation PHI	$\begin{split} I_{RN} = -62.5 \mu A^{2,\ 13} \\ V_{DDA} = 3V,\ I_{RA} = 25 \mu A \\ V_{DDA} = 5V,\ I_{RA} = 62.5 \mu A \\ \\ A \\ I_{RN} = -62.5 \mu A;\ V_{PHP} = V_{DDA}/2^{13} \\ I_{RN} = -25 \mu A;\ V_{PHP} = V_{DDA}/2 \\ \\ I_{RN} = -62.5 \mu A^{2,\ 13} \\ V_{DDA} = 3V,\ I_{RA} = 25 \mu A \\ V_{DDA} = 5V,\ I_{RA} = 62.5 \mu A \\ A \\ I_{RN} = -62.5 \mu A;\ V_{PHI} = V_{DDA}/2^{13} \\ \\ I_{RN} = -25 \mu A;\ V_{PHI} = V_{DDA}/2 \end{split}$	2.20 0.85	2 2.75 1.1 2 5.5 2.2	6 ±50 ±65 3.30 1.35 6 ±250 ±300 6.6 2.65	μ.Α • m.Α • μ.Α • m.Α	
ΔI _{PHP_N} I _{PHP_N} ΔI _{PHP_N} ΔI _{PHP_S} ΔI _{PHP_S} I _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S} ΔI _{PHP_S}	Output current matching PHP normal mode on PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode on PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD} Output current PHI	$\begin{split} I_{RN} = -62.5 \mu A^{2, \ 13} \\ V_{DDA} = 3V, \ I_{RA} = 25 \mu A \\ V_{DDA} = 5V, \ I_{RA} = 62.5 \mu A \\ \\ A \\ I_{RN} = -62.5 \mu A; \ V_{PHP} = V_{DDA}/2^{13} \\ I_{RN} = -25 \mu A; \ V_{PHP} = V_{DDA}/2 \\ I_{RN} = -62.5 \mu A^{2, \ 13} \\ V_{DDA} = 3V, \ I_{RA} = 25 \mu A \\ V_{DDA} = 5V, \ I_{RA} = 62.5 \mu A \\ A \\ I_{RN} = -62.5 \mu A; \ V_{PHI} = V_{DDA}/2^{13} \\ I_{RN} = -25 \mu A; \ V_{PHI} = V_{DDA}/2 \\ I_{RN} = -62.5 \mu A^{2, \ 13} \\ \end{split}$	2.20 0.85	2 2.75 1.1 2 5.5 2.2	6 ±50 ±65 3.30 1.35 6 ±250 ±300 6.6 2.65 8	μ.Α • m.Α • μ.Α • m.Α	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ $\frac{\Delta I_{PHI}}{I_{PHI}}$ $\frac{\Delta I_{PHI}}{I_{PHI}}$	Output current matching PHP normal mode INP PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode INP PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD} Output current PHI Relative output current variation PHI Output current PHI Relative output current variation PHI Output current matching PHI pump	$I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHI} = V_{DDA}/2$ $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2$ $I_{RN} = -62.5\mu A; V_{PHI} = 25\mu A$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 3V, I_{RA} = 62.5\mu A$	2.20 0.85	2 2.75 1.1 2 5.5 2.2	6 ±50 ±65 3.30 1.35 6 ±250 ±300 6.6 2.65 8 ±500	. µ.А m./	
$\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ $\frac{\Delta I_{PHP_N}}{I_{PHP_N}}$ ΔI_{PHP_NM} $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ ΔI_{PHP_S} ΔI_{PHP_S} ΔI_{PHP_S} $\frac{\Delta I_{PHP_S}}{I_{PHP_S}}$ ΔI_{PHI} $\frac{\Delta I_{PHI}}{I_{PHI}}$ ΔI_{PHI_M}	Output current matching PHP normal mode The PHP, speed-up mode 1, 4, 7 V _{RF} = V _{DD} Output current PHP Relative output current variation PHP Output current matching PHP speed-up mode The PHI, speed-up mode 1, 4, 8 V _{RF} = V _{DD} Output current PHI Relative output current variation PHI	$I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$ $I_{RN} = -62.5\mu A^{2}, 13$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 5V, I_{RA} = 62.5\mu A$ A $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$ $I_{RN} = -25\mu A; V_{PHI} = V_{DDA}/2$ $I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2$ $I_{RN} = -62.5\mu A; V_{PHI} = 25\mu A$ $V_{DDA} = 3V, I_{RA} = 25\mu A$ $V_{DDA} = 3V, I_{RA} = 62.5\mu A$	2.20 0.85	2 2.75 1.1 2 5.5 2.2	6 ±50 ±65 3.30 1.35 6 ±250 ±300 6.6 2.65 8 ±500	% µА	

1GHz low-voltage Fractional-N synthesizer

SA7025

DC ELECTRICAL CHARACTERISTICS (Continued)

OVMDOL	DADAMETED	TEST COMPITIONS	LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Fractional c	compensation PHP, speed up mode 1, 10	$V_{PHP} = V_{DDA}, V_{RN} = V_{DDA}$	-				
	Fractional compensation output current	$I_{RF} = -62.5 \mu A; F_{RD} = 1 \text{ to } 7^{13}$	-3.35	-2.0	-1.1		
PHP_F_S	PHP vs F _{RD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	-1.35	-1.0	-0.5	μΑ	
	Pump leakage		-20		20	nA	
Fractional of	compensation PHI, speed up mode 1, 11	$V_{PHP} = V_{DDA}/2, V_{RN} = V_{DDA}$	•				
	Fractional compensation output current	$I_{RF} = -62.5 \mu A; F_{RD} = 1 \text{ to } 7^{13}$	-5.4	-4.0	-2.6		
l _{PHI_F}	PHI vs F _{RD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	1 to 7 —2.15 —1.6		-1.05	μΑ	
Charge pun	np leakage currents, charge pump not ac	tive					
I _{PHP_L}	Output leakage current PHP; normal mode ¹	$V_{PHP} = 0.7 \text{ to } V_{DDA} - 0.8$		0.1	10	nA	
I _{PHI_L} Output leakage current PHI; normal mode ¹		$V_{PHI} = 0.7 \text{ to } V_{DDA} - 0.8$		0.1	10	nA	
I _{PHA} L	Output leakage current PHA	$V_{PHA} = 0.7 \text{ to } V_{DDA} - 0.8$		0.1	10	nA	

AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{DDA} = V_{CCP} = 3V$; $T_A = 25^{\circ}$ C; $f_{RF_IN} = 1$ GHz, input level = -20dBm; unless otherwise specified. Test Circuit, Figure 4. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

OVMDOL	DADAMETER	TEST CONDITIONS			шито		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Main divide	r						
	lanut signal fraguency	Direct coupled input ¹⁴			1.0	GHz	
f _{RF_IN}	Input signal frequency	1000pF input coupling			1.0	GHZ	
V_{RF_IN}	Input sensitivity		-20		0	dBm	
	divider ($V_{DD} = V_{DDA} = 3V$ or $V_{DD} = 3V / V_{DI}$	_{DA} = 5V)					
	land simple for successive	2.7 < V _{DD} and V _{DDA} < 5.5V			25		
f _{REF_IN}	Input signal frequency	2.7 < V _{DD} and V _{DDA} < 4.5V			30	MHz	
M	Input signal range, AC coupled	2.7 < V _{DD} and V _{DDA} < 5.5V	500			\/	
V_{REF_IN}	input signal range, AC coupled	2.7 < V _{DD} and V _{DDA} < 4.5V	300			mV _{P-P}	
7	Defended divides insulting a demand			100		kΩ	
Z_{REF_IN}	Reference divider input impedance ¹⁵			3		pF	
Auxiliary di	vider						
	Input signal frequency		0		50	- A41.1-	
	PA = "0", prescaler enabled	$4.5V \le V_{DDA} \le 5.5V$	0		150		
f _{AUX_IN}	Input signal frequency		0		30	MHz	
	PA = "1", prescaler disabled	$4.5V \le V_{DDA} \le 5.5V$	0		40	7	
V _{AUX_IN}	Input signal range, AC coupled		200			mV_{P-P}	
	A military divides insult insulators			100		kΩ	
Z_{AUX_IN}	Auxiliary divider input impedance			3		pF	
Serial interf	ace ¹⁵					•	
fcLock	Clock frequency				10	MHz	
t _{SU}	Set-up time: DATA to CLOCK, CLOCK to STROBE		30			ns	
t _H	Hold time; CLOCK to DATA		30			ns	
.	Pulse width; CLOCK		30			200	
tw	Pulse width; STROBE	B, C, D, E words	30			ns	

1GHz low-voltage Fractional-N synthesizer

SA7025

AC ELECTRICAL CHARACTERISTICS (continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
STIVIBUL	PARAWETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
tsw	Pulse width; STROBE	A word, PR = '01'	$\frac{1}{f_{VCO}} \cdot (NM2 \cdot 65) + t_W$			ns
-3//		A word, PR = '10'	$\frac{1}{f_{VCO}} \cdot [(NM2$	· 65) + (NM3 +	1) · 72] + t _W	

NOTES:

- When a serial input "A" word is programmed, the main charge pumps on PHP and PHI are in the "speed up mode" as long as STROBE = H. When this is not the case, the main charge pumps are in the "normal mode".
- 2. The relative output current variation is defined thus:

$$\frac{\Delta I_{OUT}}{I_{OUT}} = 2 \cdot \frac{(I_2 - I_1)}{|(I_2 + I_1)|} \text{ ; with V}_1 = 0.7 \text{V, V}_2 = \text{V}_{DDA} - 0.8 \text{V (see Figure 3)}.$$

- F_{RD} is the value of the 3 bit fractional accumulator.
- Monotonicity is guaranteed with $C_N = 0$ to 255.
- Power supply current measured with $V_{DD} = V_{CCP} = 3V$, $V_{DDA} = 5V$, $f_{RF \mid N} = 915.99 MHz$, XTAL at 21.36MHz, AUX at 85.92MHz (PA = '0'), Main comp frequency = 240kHz, Auxiliary comp frequency = 120kHz, CN = 160, CL = 0, CK = 0. Internal registers NM1 = 52, NM2 = 0, NM3 = 4, PR = '10', SM = '00', SA = '01', NA = 179, NF = 5, FMOD = 8, NR = 89, PA = 0, IRN = IRA = IRF = 25 μ A, lock condition, normal mode. Operational supply current = $I_{DDA} + I_{DD} + I_{CCP}$
- 6. Specification condition: CN = 255
- Specification conditions:
 - 1) CN = 255; CL = 1, or
 - 2) CN = 75; CL = 3
- 8. Typical output current | I_{PHI} | = $-I_{RN}$ x CN x $2^{(CL+1)}$ x CK/32:
 - 1) CN = 160; CL = 3; CK = 1, or
 - 2) CN = 160; CL = 2; CK = 2, or
 - 3) CN = 160; CL = 1; CK = 4, or
 - 4) CN = 160; CL = 0; CK = 8
- 9. Any RFD, CL = 1 for speed-up pump. The integral pump is intended for switching only and the fractional compensation is not guaranteed.
- 10. Specification conditions: $F_{RD} = 1$ to 7; CL = 1.
- 11. Specification conditions:
 - 1) $F_{RD} = 1$ to 7; CL = 1; CK = 2, or
 - 2) $F_{RD} = 1$ to 7; CL = 2; CK = 1.
- 12. The matching is defined by the sum of the P and the N pump for a given output voltage.
- 13. Limited analog supply voltage range 4.5 to 5.5V.
- 14. For f_{IN} < 50MHz, low frequency operation requires DC-coupling and a minimum input slew rate of 32V/µs.
- 15. Guaranteed by design.
- 16. Close in noise for the charge pumps is tested on a sample basis in a typical application in order to eliminate parts outside the normal distribution.

737 1995 Feb 23

1GHz low-voltage Fractional-N synthesizer

SA7025




Figure 3. Relative Output Current Variation




Figure 4. Test Circuit

1GHz low-voltage Fractional-N synthesizer

SA7025

AC TIMING CHARACTERISTICS




Figure 5. Serial Input Timing Sequence

FUNCTIONAL DESCRIPTION

Serial Input Programming

The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program all counter ratios, DACs, selection and enable bits. The programming data is structured into 24 or 32 bit words; each word includes 1 or 4 address bits. Figure 5 shows the timing diagram of the serial input. When the STROBE = L, the clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable. Depending on the 1 or 4 address bits the data is latched into different working registers or temporary registers. In order to fully program the synthesizer, 4 words must be sent: D, C, B and A. Figure 6 and Table 1 shows the format and the contents of each word. The E word is for testing purposes only. The E (test) word is reset when programming the D word. The data for CN and PR is stored by the B word in temporary registers. When the A word is loaded, the data of these temporary registers is loaded together with the A word into the work registers which avoids false temporary main divider input. CN is only loaded from the temporary registers when a short 24 bit A0 word is used. CN will be directly loaded by programming a long 32 bit A1 word. The flag LONG in the D word determines whether A0 (LONG = "0") or A1 (LONG = "1") format is applicable. The A word contains new data for the main divider.

Main Divider Synchronization

The A word is loaded only when a main divider synchronization signal is also active in order to avoid phase jumps when reprogramming the main divider. The synchronization signal is generated by the main divider. The signal is active while the NM1 divider is counting down from the programmed value. The new A word will be loaded after the NM1 divider has reached its terminal count; also, at this time a main divider output pulse will be sent to the main phase detector. The loading of the A word is disabled while the NM2 or NM3 dividers are counting up to their programmed

values. Therefore, the new A word will be correctly loaded provided that the STROBE signal has been at an active high value for at least a minimum number of VCO input cycles at RF_{IN} or $\overline{RF_{IN}}$.

$$\begin{split} & t_strobe_min = \frac{1}{f_{VCO}}(NM_2 \cdot 65) \ + \ t_W \ for \, PR = '01' \\ & t_strobe_min = \frac{1}{f_{VCO}} \ [NM_2 \cdot 65 \ + \ (NM_3 \ + \ 1) \cdot 72] \ + \ t_W \ for \, PR = '10' \end{split}$$

Programming the A word means also that the main charge pumps on output PHP and PHI are set into the speed-up mode as long as the STROBE is H.

Auxiliary Divider

The input signal on AUX_IN is amplified to logic level by a single-ended CMOS input buffer, which accepts low level AC coupled input signals. This input stage is enabled if the serial control bit EA = "1". Disabling means that all currents in the input stage are switched off. A fixed divide by 4 is enabled if PA = "0". This divider has been optimized to accept a high frequency input signal. If PA = "1", this divider is disabled and the input signal is fed directly to the second stage, which is a 12-bit programmable divider with standard input frequency (40MHz). The division ratio can be expressed as:

if PA = "0": N =
$$4 \times NA$$

if PA = "1": N = NA; with NA = $4 \text{ to } 4095$

Reference Divider

The input signal on REF_IN is amplified to logic level by a single-ended CMOS input buffer, which accepts low level AC coupled input signals. This input stage is enabled by the OR function of the serial input bits EA and EM. Disabling means that all currents in the input stage are switched off. The reference divider consists of a programmable divider by NR (NR = 4 to 4095) followed by a three bit binary counter. The 2 bit SM register (see Figure 7) determines which of the 4 output pulses is selected as the main

1GHz low-voltage Fractional-N synthesizer

SA7025

phase detector input. The 2 bit SA register determines the selection of the auxiliary phase detector signal.

Main Divider

The differential inputs are amplified (to internal ECL logic levels) and provide excellent sensitivity (–20dBm at 1GHz) making the prescaler ideally suited to directly interface to a VCO as integrated on the SA620 RF gain stage, VCO and mixer device. The internal triple modulus prescaler feedback loop FB controls the selection of the divide by ratios 64/65/72, and reduces the minimum system division ratio below the typical value required by standard dual modulus (64/65) devices.

This input stage is enabled when serial control bit EM = "1". Disabling means that all currents in the prescaler are switched off.

The main divider is built up by a 12 bit counter plus a sign bit. Depending on the serial input values NM1, NM2, NM3, and the prescaler select PR, the counter will select a prescaler ratio during a number of input cycles according to Table 2 and Table 3.

The loading of the work registers NM1, NM2, NM3 and PR is synchronized with the state of the main counter, to avoid extra phase disturbance when switching over to another main divider ratio as explained in the Serial Input Programming section.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also, the fractional accumulator is incremented with NF. The accumulator works modulo Q. Q is preset by the serial control bit FMOD to 8 when FMOD = "1". Each time the accumulator overflows, the feedback to the prescaler will select one cycle using prescaler ratio R2 instead of R1.

As shown above, this will increase the overall division ratio by 1 if R2 = R1 + 1. The mean division ratio over Q main divider will then be

$$NQ = N + \frac{NF}{Q}$$

Programming a fraction means the prescaler with main divider will divide by N or N + 1. The output of the main divider will be modulated with a fractional phase ripple. This phase ripple is proportional to the contents of the fractional accumulator FRD, which is used for fractional current compensation.

Phase Detectors

The auxiliary and main phase detectors are a two D-type flip-flop phase and frequency detector shown in Figure 8. The flip-flops are set by the negative edges of output signals of the dividers. The rising edge of the signal, L, will reset the flip-flops after both flip-flops have been set. Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flip-flops drive on-chip charge pumps. A source current from the charge pump indicates the VCO frequency will be increased; a sink current indicates the VCO frequency will be decreased.

1GHz low-voltage Fractional-N synthesizer

SA7025




Figure 6. Serial Input Word Format

Current Settings

The SA7025 has 3 current setting pins: RA, RN and RF. The active charge pump currents and the fractional compensation currents are linearly dependent on the current connected between the current setting pin and V_{SS} . The typical value R (current setting resistor) can be calculated with the formula:

$$R = \frac{V_{DDA} - 0.9 - 150 \sqrt{I_{R}}}{I_{R}}$$

The current can be set to zero by connecting the corresponding pin to $\ensuremath{\mathrm{V}_{\mathrm{DDA}}}.$

Auxiliary Output Charge Pumps

The auxiliary charge pumps on pin PHA are driven by the auxiliary phase detector and the current value is determined by the external resistor RA at pin RA. The active charge pump current is typically:

$$|I_{PHA}| = 8 \cdot I_{RA}$$

Main Output Charge Pumps and Fractional Compensation Currents

The main charge pumps on pin PHP and PHI are driven by the main phase detector and the current value is determined by the current at pin RN and via a number of DACs which are driven by registers of the serial input. The fractional compensation current is determined by the current at pin RF, the contents of the fractional accumulator FRD and a number of DACs driven by registers from the serial input. The timing for the fractional compensation is derived from the reference divider. The current is on during 1 input reference cycle before and 1 cycle after the output signal to the phase comparator. Figure 9 shows the waveforms for a typical case.

1GHz low-voltage Fractional-N synthesizer

SA7025

Table 1. Function Table

NM1 12 Number of main divider cycles when prescaler modulus = 64* NM2 8 if PR = "01" 4 if PR = "10" Number of main divider cycles when prescaler modulus = 65* NM3 4 if PR = "10" Number of main divider cycles when prescaler modulus = 72* PR 2 Prescaler type in use PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/72) NF 3 Fractional-N increment FMOD 1 Fractional-N modulus selection flag "1": modulo 5 "0": 24 bit A0 format "1": 32 bit A1 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for main phase detector NR 12 Auxiliary prescaler mode: PA = "0": divide by 4 PA = "1": div	Symbol	Bits	Function
NM3 4 if PR = "10" Number of main divider cycles when prescaler modulus = 72* PR 2 Prescaler type in use PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/72) NF 3 Fractional-N increment FMOD 1 Fractional-N modulus selection flag "1": modulo 8 "0": modulo 8 "0": modulo 5 LONG 1 A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio Auxiliary prescaler mode: PA 1 Auxiliary prescaler mode: PA 1 Control of main phase of the control of the prescaler mode: PA 1 Auxiliary prescaler mode: PA 1 Auxiliary prescaler mode: PA 1 Provice when prescaler mode: PA 2 Provice when prescaler mode: PA 3 Provice when prescaler mode: PA 4 Provice when prescaler mode: PA 4 Provice when prescaler mode: PA 4 Provice when prescaler mode:	NM1	12	Number of main divider cycles when prescaler modulus = 64*
PR 2 Prescaler type in use PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/72) NF 3 Fractional-N increment FMOD 1 Fractional-N modulus selection flag "1": modulo 8 "0": modulo 5 LONG 1 A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary prescaler mode: PA 1 Auxiliary prescaler mode: PA 1 O'': divide by 4	NM2		Number of main divider cycles when prescaler modulus = 65*
PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/72) NF 3 Fractional-N increment FMOD 1 Fractional-N modulus selection flag "1": modulo 8 "0": modulo 5 LONG 1 A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio Auxiliary divider ratio Auxiliary prescaler mode: PA 1 Mailiary prescaler mode: PA 1 C" divide by 4	NM3	4 if PR = "10"	Number of main divider cycles when prescaler modulus = 72*
FMOD 1 Fractional-N modulus selection flag "1": modulo 8 "0": modulo 5 LONG 1 A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA 1 PA 1 OR PA 1 PA 1 OR PA 1 OR PA 1 OR PA PA 1 OR PA PA 1 OR PA PA 1 OR PA PA PA 1 OR PA PA PA PA PA PA PA PA PA P	PR	2	PR = "01": modulus 2 prescaler (64/65)
"1": modulo 8 "0": modulo 5 LONG 1	NF	3	Fractional-N increment
"0": 24 bit A0 format "1": 32 bit A1 format CN 8 Binary current setting factor for main charge pumps CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA = "0": divide by 4	FMOD	1	"1": modulo 8
CL 2 Binary acceleration factor for proportional charge pump current CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA = "0": divide by 4	LONG	1	"0": 24 bit A0 format
CK 4 Binary acceleration factor for integral charge pump current EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	CN	8	Binary current setting factor for main charge pumps
EM 1 Main divider enable flag EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	CL	2	Binary acceleration factor for proportional charge pump current
EA 1 Auxiliary divider enable flag SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	CK	4	Binary acceleration factor for integral charge pump current
SM 2 Reference select for main phase detector SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	EM	1	Main divider enable flag
SA 2 Reference select for auxiliary phase detector NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	EA	1	Auxiliary divider enable flag
NR 12 Reference divider ratio NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	SM	2	Reference select for main phase detector
NA 12 Auxiliary divider ratio Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	SA	2	Reference select for auxiliary phase detector
Auxiliary prescaler mode: PA 1 PA = "0": divide by 4	NR	12	Reference divider ratio
PA 1 PA = "0": divide by 4	NA	12	Auxiliary divider ratio
TA = 1. divide by 1	PA	1	Auxiliary prescaler mode: PA = "0": divide by 4 PA = "1": divide by 1




Figure 7. Reference Divider

Table 2. Prescaler Ratio

The total division ratio from prescaler to the phase detector may be expressed as:					
if PR = "01" $N = (NM1 + 2) \times 64 + NM2 \times 65$					
	$N' = (NM1 + 1) \times 64 + (NM2 + 1) \times 65 (*)$				
if PR = "10"	if PR = "10" N = (NM1 + 2) x 64 + NM2 x 65 + (NM3 + 1) x 72				
$N' = (NM1 + 1) \times 64 + (NM2 + 1) \times 65 + (NM3 + 1) \times 72 (*)$					
(*) When the fractional	accumulator overflows the prescaler ratio = 65 (64 + 1) and the total division ratio N' = N + 1				

1GHz low-voltage Fractional-N synthesizer

SA7025

Table 3. PR Modulus

PR	Modulus Prescaler	Bit Capacity			
		NM1	NM2	NM3	
01	2	12	8	_	
10	3	12	4	4	

When the serial input A word is loaded, the output circuits are in the "speed-up mode" as long as the STROBE is H, else the "normal mode" is active. In the "normal mode" the current output PHP is:

$$I_{PHP N} = I_{PHP} + I_{PHP comp}$$

where:

$$|I_{PHP}| = \frac{CN \cdot I_{RN}}{32}$$
 :charge pump current

$$|I_{PHP_comp}| = FRD \cdot \frac{I_{RF}}{128}$$
 :fractional comp.

The current in PHI is zero in "normal mode".

In "speed-up mode" the current in output PHP is:

$$\begin{split} I_{PHP_S} &= I_{PHP} + I_{PHP_comp} \\ |I_{PHP}| &= \left(\frac{CN \cdot I_{RN}}{32}\right) (2^{CL+1} + 1) \\ |I_{PHP_comp}| &= \left(\frac{FRD \cdot I_{RF}}{128}\right) (2^{CL+1} + 1) \end{split}$$

In "speed-up mode" the current in output PHI is:

$$I_{PHI_S} = I_{PHI} + I_{PHI_comp}$$

where

$$|I_{PHI}| = \left(\frac{I_{RN}CN}{32}\right)(2^{CL+1}) CK$$

$$|I_{PHI_comp}| \ = \ \left(\frac{I_{RF} \ FRD}{128}\right) (2^{CL+1}) \ CK$$

Figure 9 shows that for proper fractional compensation, the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output. This means that the current setting on the input RN, RF is approximately:

$$\frac{I_{RN}}{I_{RF}} \; = \; \frac{(Q \, \cdot \, f_{VCO})}{(3 \, \cdot \, CN \, \cdot \, F_{INR})}$$

where:

 $\begin{array}{ll} Q & = & \text{fractional-N modulus} \\ f_{VCO} = f_{INM} \times N, & \text{input frequency of the prescaler} \\ F_{INR} = & \text{input frequency of the reference divider} \\ \end{array}$

PHI pump is meant for switching only. Current and compensation are not as accurate as PHP.




Figure 8. Phase Detector Structure with Timing

1GHz low-voltage Fractional-N synthesizer

SA7025




Figure 9. Waveforms for NF = 2, Fraction = 0.4

Lock Detect

The output LOCK is H when the auxiliary phase detector AND the main phase detector indicates a lock condition. The lock condition is defined as a phase difference of less than +1 cycle on the reference input REF_IN. The lock condition is also fulfilled when the relative counter is disabled (EM = "0" or respectively EA = "0") for the main, respectively auxiliary counter.

Test Modes

The lock output is selectable as f_{REF} , f_{AUX} , f_{MAIN} and lock. Bits T1 and T0 of the E word control the selection (see Figures 6 and 10).

If T1 = T0 = Low, or if the E-word is not sent, the lock output is configured as the normal lock output described in the Lock Detect section.

If T1 = Low and T0 = High, the lock output is configured as f_{REF} . The signal is the buffered output of the reference divider NR and the 3-bit binary counter SM. The f_{REF} signal appears as normally low and pulses high whenever the divider reaches terminal count from the value programmed into the NR and SM registers. The f_{REF} signal can be used to verify the divide ratio of the Reference divider.

If T1 = High and T0 = Low, the lock output is configured as f_{AUX} . The signal is normally high and pulses low whenever the divider reaches terminal count from the value programmed into the NA and

PA registers. The f_{AUX} signal can be used to verify the divide ratio of the Auxiliary divider.

If T1 = High and T0 = High, the lock output is configured as f_{MAIN} . The signal is the buffered output of the MAIN divider. The f_{MAIN} signal appears as normally high and pulses low whenever the divider reaches terminal count from the value programmed into the NM1, NM2 or NM3 registers. The f_{MAIN} signal can be used to verify the divide ratio of the MAIN divider and the prescaler.

1GHz low-voltage Fractional-N synthesizer

SA7025

Test Pin

The Test pin, Pin 19, is a buffered logic input which is exclusively ORed with the output of the prescaler. The output of the XOR gate is the input to the MAIN divider. The Test pin must be connected to V_{DD} during normal operation as a synthesizer. This pin can be used as an input for verifying the divide ratio of the MAIN divider; while in this condition the input to the prescaler, RF_{IN} , may be connected to V_{CCP} through a $10 k\Omega$ resistor in order to place prescaler output into a known state.




Figure 10. Test Mode Diagram

PIN FUNCTIONS

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
1	CLOCK	_	─ • VDD	9	RA	1.35	VDDA = 3V
2	DATA	_		16	RN	1.35	
3	STROBE	_	1		1		9
19	TEST	_	vss	17	RF	1.35	₹
5	RF _{IN}	2.1	V _{CCP} = 3V	11	PHA	_	V _{DDA}
			5 + + + + + + + + + + + + + + + + + + +	13	PHI		
6	RF _{IN}	2.1	2.5k	14	PHP		VSSA
8	REF _{IN}	1.8	V _{DDA} = 3V	18	LOCK	_	V _{DD}
10	AUX _{IN}	1.8	100k				V _{SS} SR00610

Figure 11. Pin Functions

1GHz low-voltage Fractional-N synthesizer

SA7025

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. Operational Supply Current vs Supply Voltage and Temperature




Figure 13. Auxiliary Operational Supply Current vs Supply Voltage and Temperature




Figure 14. Main Divider Input Power vs frequency and Supply




Figure 15. Main Operational Supply Current vs Supply Voltage and Temperature




Figure 16. Auxiliary Operational Supply Current vs Frequency and Temperature




Figure 17. Main Divider Input Power vs Frequency and Temperature

1GHz low-voltage Fractional-N synthesizer

SA7025

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 18. Reference Divider Minimum Input Power vs frequency and Supply




Figure 19. Auxiliary Divider Minimum Input Power vs Frequency and Supply




Figure 20. Auxiliary Divider Minimum Input Power vs Frequency and Supply




Figure 21. Reference Divider Minimum Input Power vs Frequency and Temperature




Figure 22. Auxiliary Divider Minimum Input Power vs Frequency and Temperature




Figure 23. Auxiliary Divider Minumum Input Power vs Frequency and Temperature

1GHz low-voltage Fractional-N synthesizer

SA7025






Figure 24. Typical RF_{IN} Input Impedance

1GHz low-voltage Fractional-N synthesizer


SA7025



TOP SILK SCREEN



TOP VIEW



SR00621

Figure 25. SA7025DK Demoboard Layout (NOT ACTUAL SIZE)

1GHz low-voltage Fractional-N synthesizer

SA7025




Figure 26. SA7025DK Application Circuit