

Programmable logic arrays

(22 × 42 × 10)

PLUS173B/D

DESCRIPTION

The PLUS173 PLDs are high speed, combinatorial Programmable Logic Arrays. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce propagation delays as short as 12ns.

The 24-pin PLUS173 devices have a programmable AND array and a programmable OR array. Unlike PAL[®] devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS173 devices can support up to 32 input wide OR functions.

The polarity of each output is user-programmable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.

The PLUS173 devices are user-programmable using one of several commercially available, industry standard PLD programmers.


FEATURES

- I/O propagation delays (worst case)
 - PLUS173B – 15ns max.
 - PLUS173D – 12ns max.
- Functional superset of 20L10 and most other 24-pin combinatorial PAL devices
- Two programmable arrays
 - Supports 32 input wide OR functions
- 12 inputs
- 10 bi-directional I/O
- 42 AND gates
 - 32 logic product terms
 - 10 direction control terms
- Programmable output polarity
 - Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 750mW (typ.)
- TTL Compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATIONS



ORDERING INFORMATION

DESCRIPTION	t _{PD} (MAX)	ORDER CODE	DRAWING NUMBER
24-Pin Plastic Dual In-Line 300mil-wide	15ns	PLUS173BN	0410D
24-Pin Plastic Dual In-Line 300mil-wide	12ns	PLUS173DN	0410D
28-Pin Plastic Leaded Chip Carrier	15ns	PLUS173BA	0401F
28-Pin Plastic Leaded Chip Carrier	12ns	PLUS173DA	0401F


[®]PAL is a registered trademark of Advanced Micro Devices Corporation.

Programmable logic arrays

(22 × 42 × 10)

PLUS173B/D


LOGIC DIAGRAM



Programmable logic arrays
(22 × 42 × 10)

PLUS173B/D

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATING		UNIT
		MIN	MAX	
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	−30	+30	mA
I _{OUT}	Output currents		+100	mA
T _{amb}	Operating free-air temperature range	0	+75	°C
T _{stg}	Storage temperature range	−65	+150	°C

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

Programmable logic arrays (22 × 42 × 10)

PLUS173B/D

DC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ¹	MAX	
Input voltage ²						
V _{IL}	Low	V _{CC} = MIN	2.0		0.8	V
V _{IH}	High	V _{CC} = MAX			V	
V _{IC}	Clamp	V _{CC} = MIN, I _{IN} = −12mA			V	
Output voltage ²						
V _{OL}	Low ⁴	V _{CC} = MIN I _{OL} = 15mA	2.4		0.5	V
V _{OH}	High ⁵	I _{OH} = −2mA			V	
Input current ⁹						
I _{IL}	Low	V _{CC} = MAX V _{IN} = 0.45V			−100	μA
I _{IH}	High	V _{IN} = V _{CC}			40	μA
Output current						
I _{O(OFF)}	Hi-Z state ⁸	V _{CC} = MAX V _{OUT} = 2.7V V _{OUT} = 0.45V	−15		80 −140	μA
I _{OS}	Short circuit ^{3, 5, 6}	V _{OUT} = 0V			mA	
I _{CC}	V _{CC} supply current ⁷	V _{CC} = MAX		150	200	mA
Capacitance						
I _{IN}	Input	V _{CC} = 5V V _{IN} = 2.0V		8		pF
C _B	I/O	V _B = 2.0V				15

NOTES:

1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
2. All voltage values are with respect to network ground terminal.
3. Test one at a time.
4. Measured with inputs I₀ – I₄ = 0V, inputs I₅ – I₉ = 4.5V, I₁₁ = 4.5V and I₁₉ = 10V. For outputs B₀ – B₄ and for outputs B₅ – B₉ apply the same conditions except I₁₁ = 0V.
5. Same conditions as Note 4 except input I₁₁ = +10V.
6. Duration of short circuit should not exceed 1 second.
7. I_{CC} is measured with inputs I₀ – I₁₁ and B₀ – B₉ = 0V. Part in Virgin State.
8. Leakage values are a combination of input and output leakage.
9. I_{IL} and I_{IH} limits are for dedicated inputs only (I₀ – I₁₁).

Programmable logic arrays
(22 × 42 × 10)

PLUS173B/D


AC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V, R₁ = 300Ω, R₂ = 390Ω


SYMBOL	PARAMETER	FROM	TO	TEST CONDITION	LIMITS						UNIT
					PLUS173B			PLUS173D			
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{PD}	Propagation Delay ²	Input +/–	Output +/–	C _L = 30pF		11	15		10	12	ns
t _{OE}	Output Enable ¹	Input +/–	Output –	C _L = 30pF		11	15		10	12	ns
t _{OD}	Output Disable ¹	Input +/–	Output +	C _L = 5pF		11	15		10	12	ns

- NOTES:**
- For 3-State outputs; output enable times are tested with C_L = 30pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} – 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.
 - All propagation delays are measured and specified under worst case conditions.

VOLTAGE WAVEFORM




TEST LOAD CIRCUIT



TIMING DEFINITIONS

SYMBOL	PARAMETER
t _{PD}	Propagation delay between input and output.
t _{OD}	Delay between input change and when output is off (Hi-Z or High).
t _{OE}	Delay between input change and when output reflects specified output level.

TIMING DIAGRAM



Programmable logic arrays

(22 × 42 × 10)

PLUS173B/D

LOGIC PROGRAMMING

The PLUS173 series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the PLUS173 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLUS173 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP only.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-Party Programmer/Software Support*) of this data handbook for additional information.

OUTPUT POLARITY – (B)




ACTIVE LEVEL	CODE
HIGH ¹ (NON-INVERTING)	H




ACTIVE LEVEL	CODE
LOW (INVERTING)	L


AND ARRAY – (I, B)




STATE	CODE
INACTIVE ^{1, 2}	O



STATE	CODE
I, B	H




STATE	CODE
I-bar, B	L




STATE	CODE
DON'T CARE	-

OR ARRAY – (B)



P _n STATUS	CODE
ACTIVE ¹	A



P _n STATUS	CODE
INACTIVE	•

NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n, D_n.
2. Any gate P_n, D_n will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.
2. All P_n terms are disabled.
3. All P_n terms are active on all outputs.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.

Programmable logic arrays
(22 × 42 × 10)

PLUS173B/D

PROGRAM TABLE

<div>CUSTOMER NAME</div> <div>PHILIPS DEVICE #</div> <div>PROGRAM TABLE # REV DATE</div>			T E R M	AND																						POLARITY									
				I											B(I)											OR									
				B(0)																															
				11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0																																			
1																																			
2																																			
3																																			
4																																			
5																																			
6																																			
7																																			
8																																			
9																																			
10																																			
11																																			
12																																			
13																																			
14																																			
15																																			
16																																			
17																																			
18																																			
19																																			
20																																			
21																																			
22																																			
23																																			
24																																			
25																																			
26																																			
27																																			
28																																			
29																																			
30																																			
31																																			
D9																																			
D8																																			
D7																																			
D6																																			
D5																																			
D4																																			
D3																																			
D2																																			
D1																																			
D0																																			
PIN	13	11	10	9	8	7	6	5	4	3	2	1	23	22	21	20	19	18	17	16	15	14	23	22	21	20	19	18	17	16	15	14			
VARIABLE NAME																																			
AND		I, B(I)		OR		A, B(0)		CONTROL		POL																									
INACTIVE		0		ACTIVE		H		L		H		L																							
I, B		H		INACTIVE		L		H		L																									
I, B		L		INACTIVE		H		L		H		L																							
DON'T CARE		—		INACTIVE		H		L		H		L																							

Programmable logic arrays
(22 × 42 × 10)

PLUS173B/D

SNAP RESOURCE SUMMARY DESIGNATIONS

