

# Programmable logic sequencer

## (16 × 64 × 8)

PLUS405-55

### DESCRIPTION

The PLUS405-55 device is a bipolar, programmable state machine of the Mealy type. Both the AND and the OR array are user-programmable. All 64 AND gates are connected to the 16 external dedicated inputs (I0 - I15) and to the feedback paths of the 8 on-chip State Registers (Q<sub>P0</sub> - Q<sub>P7</sub>). Two complement arrays support complex IF-THEN-ELSE state transitions with a single product term (input variables C<sub>0</sub>, C<sub>1</sub>).

All state transition terms can include True, False and Don't Care states of the controlling state variables. All AND gates are merged into the programmable OR array to issue the next-state and next-output commands to their respective registers. Because the OR array is programmable, any one or all of the 64 transition terms can be connected to any or all of the State and Output Registers.

All state (Q<sub>P0</sub> - Q<sub>P7</sub>) and output (Q<sub>F0</sub> - Q<sub>F7</sub>) registers are edge-triggered, clocked J-K flip-flops, with Asynchronous Preset and Reset options. The PLUS405 architecture provides the added flexibility of the J-K toggle function which is indeterminate on S-R flip-flops. Each register may be individually programmed such that a specific Preset-Reset pattern is initialized when the initialization pin is raised to a logic level "1". This feature allows the state machine to be asynchronously initialized to known internal state and output conditions prior to proceeding through a sequence of state transitions. Upon power-up, all registers are unconditionally preset to "1". If desired, the initialization input pin (INIT) can be converted to an Output Enable (OE) function as an additional user-programmable feature.

Availability of two user-programmable clocks allows the user to design two independently clocked state machine functions consisting of four state and four output bits each.

Order codes are listed in the Ordering Information Table below.


### FEATURES

- 66.7MHz minimum guaranteed clock rate
- 55MHz minimum guaranteed operating frequency ( $1/(t_{IS1} + t_{CKO1})$ )
- Functional superset of PLS105/105A
- Field-programmable (Ti-W fusible link)
- 16 input variables
- 8 output functions
- 64 transition terms
- 8-bit State Register
- 8-bit Output Register
- 2 transition Complement Arrays
- Multiple clocks
- Programmable Asynchronous Initialization or Output Enable
- Power-on preset of all registers to "1"
- "On-chip" diagnostic test mode features for access to state and output registers
- 950mW power dissipation (typ.)
- TTL compatible
- J-K or S-R flip-flop functions
- Automatic "Hold" states
- 3-State outputs

### APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

### PIN CONFIGURATIONS



### ORDERING INFORMATION

DESCRIPTION	OPERATING FREQUENCY	ORDER CODE	DRAWING NUMBER
28-Pin Plastic Dual In-Line (600mil-wide)	55MHz ( $t_{IS} + t_{CKO}$ )	PLUS405-55N	0413B
28-Pin Plastic Leaded Chip Carrier	55MHz ( $t_{IS} + t_{CKO}$ )	PLUS405-55A	0401F

# Programmable logic sequencer

(16 × 64 × 8)

PLUS405-55

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK1	<b>Clock:</b> The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both state and output registers. Pin 1 only clocks P0–3 and F0–3 if Pin 4 is also being used as a clock.	Active-High (H)
2, 3, 5–9, 26–27 20–22	I0 – I4, I7, I6 I8 – I9 I13 – I15	<b>Logic Inputs:</b> The 12 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of “H” and “L”.	Active-High/Low (H/L)
4	CLK2	<b>Logic Input/Clock:</b> A user programmable function:  <ul style="list-style-type: none"> <li>• <b>Logic Input:</b> A 13th external logic input to the AND array, as above.</li> <li>• <b>Clock:</b> A 2nd clock for the State Registers P4–7 and Output Registers F4–7, as above. Note that input buffer I5 must be deleted from the AND array (i.e., all fuse locations “Don’t Care”) when using Pin 4 as a Clock.</li> </ul>	Active-High/Low (H/L)  Active-High (H)
23	I12	<b>Logic/Diagnostic Input:</b> A 14th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When I12 is held at +10V, device outputs F0–F7 reflect the contents of State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
24	I11	<b>Logic/Diagnostic Input:</b> A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0–F7 become direct inputs for State Register bits P0–P7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
25	I10	<b>Logic/Diagnostic Input:</b> A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I10 is held at +10V, device outputs F0–F7 become direct inputs for Output Register bits Q0–Q7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the Output Register bits Q0–Q7. The contents of each State Register remains unaltered.	Active-High/Low (H/L)
10–13 15–18	F0 – F7	<b>Logic Outputs/Diagnostic Outputs/Diagnostic Inputs:</b> Eight device outputs which normally reflect the contents of Output Register Bits Q0–Q7, when enabled. When I12 is held at +10V, F0–F7 = (P0–P7). When I11 is held at +10V, F0–F7 become inputs to State Register bits P0–P7. When I10 is held at +10V, F0–F7 become inputs to Output Register bits Q0–Q7.	Active-High (H)
19	INIT/ŌE	<b>Initialization or Output Enable Input:</b> A user programmable function:  <ul style="list-style-type: none"> <li>• <b>Initialization:</b> Provides an asynchronous preset to logic “1” or reset to logic “0” of all State and Output Register bits, determined individually for each register bit through user programming. INIT overrides Clock, and when held High, clocking is inhibited and F0–F7 and P0–P7 are in their initialization state. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after INIT goes Low. See timing definition for <math>t_{NVCK}</math> and <math>t_{VCK}</math>.</li> <li>• <b>Output Enable:</b> Provides an output enable function to buffers F0–F7 from the Output Registers.</li> </ul>	Active-High (H)  Active-Low (L)

# Programmable logic sequencer (16 × 64 × 8)

PLUS405-55

TRUTH TABLE 1, 2, 3, 4, 5, 6, 7

V <sub>CC</sub>	OPTION		I10	I11	I12	CK	J	K	Q <sub>P</sub>	Q <sub>F</sub>	F
	INIT	OE									
+5V	H		*	*	*	X	X	X	H/L	H/L	Q <sub>F</sub>
	L		+10V	X	X	↑	X	X	Q <sub>P</sub>	L	L
	L		+10V	X	X	↑	X	X	Q <sub>P</sub>	H	H
	L		X	+10V	X	↑	X	X	L	Q <sub>F</sub>	L
	L		X	+10V	X	↑	X	X	H	Q <sub>F</sub>	H
	L		X	X	+10V	X	X	X	Q <sub>P</sub>	Q <sub>F</sub>	Q <sub>P</sub>
	L		X	X	X	X	X	X	Q <sub>P</sub>	Q <sub>F</sub>	Q <sub>F</sub>
		H	X	X	*	X	X	X	Q <sub>P</sub>	Q <sub>F</sub>	Hi-Z
		X	+10V	X	X	↑	X	X	Q <sub>P</sub>	L	L
		X	+10V	X	X	↑	X	X	Q <sub>P</sub>	H	H
		X	X	+10V	X	↑	X	X	L	Q <sub>F</sub>	L
		X	X	+10V	X	↑	X	X	H	Q <sub>F</sub>	H
		L	X	X	+10V	X	X	X	Q <sub>P</sub>	Q <sub>F</sub>	Q <sub>P</sub>
		L	X	X	X	X	X	X	Q <sub>P</sub>	Q <sub>F</sub>	Q <sub>F</sub>
		L	X	X	X	↑	L	L	Q <sub>P</sub>	Q <sub>F</sub>	Q <sub>F</sub>
		L	X	X	X	↑	L	H	L	L	L
		L	X	X	X	↑	H	L	H	H	H
		L	X	X	X	↑	H	H	$\overline{Q_P}$	$\overline{Q_F}$	$\overline{Q_F}$
↑	X	X	X	X	X	X	X	X	H	H	

## NOTES:


- Positive Logic:  
S/R (or J/K) =  $T_0 + T_1 + T_2 + \dots + T_{63}$   
 $T_n = (C_0, C_1) (I_0, I_1, I_2, \dots) (P_0, P_1, \dots, P_7)$
- Either Initialization (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.
- ↑ denotes transition from Low-to-High level.
- \* = H or L or +10V
- X = Don't Care ( $\leq 5.5V$ )
- H/L implies that either a High or a Low can occur, depending upon user-programmed selection (each State and Output Register individually programmable).
- When using the  $F_n$  pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-States and the indicated levels on the output pins are forced by the user.

## VIRGIN STATE

A factory-shipped virgin device contains all fusible links intact, such that:

- INIT/OE is set to INIT. In order to use the INIT function, the user must select either the PRESET or the RESET option for each flip-flop. Note that regardless of the user-programmed initialization, or even if the INIT function is not used, all registers are preset to "1" by the power-up procedure.
- All transition terms are inactive (0).
- All S/R (or J/K) flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array preprogrammed with a standard test pattern.
- Clock 2 is inactive.

## LOGIC FUNCTION




Programmable logic sequencer

(16 × 64 × 8)

PLUS405-55

FUNCTIONAL DIAGRAM




Programmable logic sequencer

(16 × 64 × 8)

PLUS405-55


LOGIC DIAGRAM




# Programmable logic sequencer ( $16 \times 64 \times 8$ )

PLUS405-55

## DETAILS FOR REGISTERS FOR PLUS405



## COMPLEMENT ARRAY DETAIL



The Complement Array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions  $(/A * /B * /C)$  and  $(A + B + C)$  are equivalent, you will begin to see the value of this single term NOR array.

The Complement Array is a single OR gate with inputs from the AND array. The output of the Complement Array is inverted and fed back to the AND array (NOR). The output of the array will be Low if any one or more of the

AND terms connected to it are active (High). If, however, all the connected terms are inactive (Low), which is a classic unknown state, the output of the Complement Array will be High.

Consider the Product Terms A, B and D that represent defined states. They are also connected to the input of the Complement Array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to Product Term E, which could be used in turn to reset the state machine to a known state. Without the Complement Array, one would have to generate product terms for

all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that the PLUS405 sequencers have 2 Complement Arrays which allow the user to design 2 independent Complement functions. This is particularly useful if 2 independent state machines have been implemented on one device.

Note that use of the Complement Array adds an additional delay path through the device. Please refer to the AC Electrical Characteristics for details.



# Programmable logic sequencer (16 × 64 × 8)

PLUS405-55

## AC ELECTRICAL CHARACTERISTICS

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ ,  $0^\circ C \leq T_{amb} \leq +75^\circ C$ ,  $4.75V \leq V_{CC} \leq 5.25V$ 

SYMBOL	PARAMETER	FROM	TO	LIMITS			UNIT
				MIN	TYP <sup>1</sup>	MAX	
Pulse width							
t <sub>CKH1</sub>	Clock High; CLK1 (Pin 1)	CK+	CK−	7.5	6		ns
t <sub>CKL1</sub>	Clock Low; CLK1 (Pin 1)	CK−	CK+	7.5	6		ns
t <sub>CKP1</sub>	CLK1 Period	CK+	CK+	15	12		ns
t <sub>CKH2</sub>	Clock High; CLK2 (Pin 4)	CK+	CK−	7.5	6		ns
t <sub>CKL2</sub>	Clock Low; CLK2 (Pin 4)	CK−	CK+	7.5	6		ns
t <sub>CKP2</sub>	CLK2 Period	CK +	CK +	15	12		ns
t <sub>INITH</sub>	Initialization pulse	INIT−	INIT+	14	12		ns
Setup time							
t <sub>IS1</sub>	Input	Input ±	CK+	10	9		ns
t <sub>IS2</sub>	Input (through Complement Array)	Input ±	CK+	18	15		ns
t <sub>VS</sub>	Power-on preset	V <sub>CC</sub> +	CK−	0	−10		ns
t <sub>VCK</sub>	Clock resume (after Initialization)	INIT−	CK−	0	−5		ns
t <sub>NVCK</sub>	Clock lockout (before Initialization)	CK−	INIT−	12	5		ns
Hold time							
t <sub>IH</sub>	Input	CK+	Input ±	0	−5		ns
Propagation delay							
t <sub>CKO1</sub>	Clock1 (Pin 1)	CK1+	Output ±		6.5	8	ns
t <sub>CKO2</sub>	Clock2 (Pin 4)	CK2+	Output ±		7.0	8	ns
t <sub>OE</sub> <sup>2</sup>	Output Enable	OE−	Output −		6.5	8	ns
t <sub>OD</sub> <sup>2</sup>	Output Disable	OE+	Output +		6.5	8	ns
t <sub>INIT</sub>	Initialization	INIT+	Output +		12	18	ns
t <sub>PPR</sub>	Power-on Preset	V <sub>CC</sub> +	Output +		0	10	ns

Notes on following page



# Programmable logic sequencer

## (16 × 64 × 8)

PLUS405-55

### AC ELECTRICAL CHARACTERISTICS (Continued)


 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ ,  $0^\circ C \leq T_{amb} \leq +75^\circ C$ ,  $4.75V \leq V_{CC} \leq 5.25V$ 

SYMBOL	PARAMETER	FROM	TO	LIMITS			UNIT
				MIN	TYP <sup>1</sup>	MAX	
Frequency of operation							
f <sub>MAX1</sub>	CLK1; (without Complement Array) $\left(\frac{1}{t_{IS1} + t_{CKO1}}\right)$	Input ±	Output ±	55.6	64.5		MHz
f <sub>MAX2</sub>	CLK2; (without Complement Array) $\left(\frac{1}{t_{IS1} + t_{CKO2}}\right)$	Input ±	Output ±	55.6	62.5		MHz
f <sub>MAX3</sub>	CLK1; (with Complement Array) $\left(\frac{1}{t_{IS2} + t_{CKO1}}\right)$	Input through Complement Array ±	Output ±	38.5	46.5		MHz
f <sub>MAX4</sub>	CLK2; (with Complement Array) $\left(\frac{1}{t_{IS2} + t_{CKO2}}\right)$	Input through Complement Array ±	Output ±	38.5	45.5		MHz
f <sub>MAX5</sub>	Internal feedback without Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{CKL} + t_{CKH}}\right)$	Register Output ±	Register Input ±	66.7	83.3		MHz
f <sub>MAX6</sub>	Internal feedback with Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{IS2}}\right)$	Register Output through Complement Array ±	Register Input ±	55.6	66.7		MHz
f <sub>CLK</sub>	Minimum guaranteed Clock frequency	CK +	CK +	66.7	83.3		MHz


#### NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^\circ C$ .
2. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.
3. All propagation delays and setup times are measured and specified under worst case conditions.

### TEST LOAD CIRCUIT




### VOLTAGE WAVEFORMS



# Programmable logic sequencer ( $16 \times 64 \times 8$ )

PLUS405-55


## TIMING DIAGRAMS




# Programmable logic sequencer ( $16 \times 64 \times 8$ )

PLUS405-55


## TIMING DIAGRAMS (Continued)



Diagnostic Mode - State Register Outputs



Diagnostic Mode - State Register Input Jam



Diagnostic Mode - Output Register Input Jam

# Programmable logic sequencer (16 × 64 × 8)

PLUS405-55

## TIMING DEFINITIONS

SYMBOL	PARAMETER
$t_{CKH1, 2}$	Width of input clock pulse.
$t_{CKP1, 2}$	Minimum guaranteed clock period.
$t_{IS1}$	Required delay between beginning of valid input and positive transition of Clock.
$t_{CKO1, 2}$	Delay between positive transition of Clock and when Outputs become valid (with INIT/OE Low).
$t_{PPR}$	Delay between $V_{CC}$ (after power-on) and when Outputs become preset at "1".
$t_{IS2}$	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
$t_{RJH}$	Required delay between positive transition of clock, and return of input I10, I11 or I12 from Diagnostic Mode (10V).
$f_{MAX1, 2}$	Minimum guaranteed operating frequency; input to output (CLK1 and CLK2).
$f_{MAX3, 4}$	Minimum guaranteed operating frequency; input through Complement Array, to output (CLK1 and CLK2).
$f_{MAX5}$	Minimum guaranteed internal operating frequency; with internal feedback from state register to state register.

SYMBOL	PARAMETER
$f_{MAX6}$	Minimum guaranteed internal operating frequency with Complement Array, with internal feedback from state register through Complement Array, to state register.
$f_{CLK}$	Minimum guaranteed clock frequency (register toggle frequency).
$t_{CKL1, 2}$	Interval between clock pulses.
$t_{IH}$	Required delay between positive transition of Clock and end of valid Input data.
$t_{OE}$	Delay between beginning of Output Enable Low and when Outputs become valid.
$t_{SRE}$	Delay between input I12 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.
$t_{RJS}$	Required delay between inputs I11, I10 or I12 transition to Diagnostic Mode (10V), and when the output pins become available as inputs.
$t_{NVCK}$	Required delay between the negative transition of the clock and the negative transition of the Asynchronous Initialization to guarantee that the clock edge is not detected as a valid negative transition.

SYMBOL	PARAMETER
$t_{INITH}$	Width of initialization input pulse.
$t_{VS}$	Required delay between $V_{CC}$ (after power-on) and negative transition of Clock preceding first reliable clock pulse.
$t_{OD}$	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
$t_{INIT}$	Delay between positive transition of Initialization and when Outputs become valid.
$t_{SRD}$	Delay between input I12 transition to Logic mode and when the Outputs reflect the contents of the Output Register.
$t_{RH}$	Required delay between positive transition of Clock and end of valid Input data when jamming data into State or Output Registers in diagnostic mode.
$t_{VCK}$	Required delay between negative transition of Asynchronous Initialization and negative transition of Clock preceding first reliable clock pulse.

Programmable logic sequencer

(16 × 64 × 8)

PLUS405-55

LOGIC PROGRAMMING


The PLUS405-55 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the PLUS405-55 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS405-55 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP only.

To implement the desired logic functions, each logic variable (I, B, P, S, T, etc.) from the logic equations is assigned a symbol. TRUE, COMPLEMENT, PRESET, RESET, OUTPUT ENABLE, INACTIVE, etc., symbols are defined below.


INITIALIZATION/ÖE OPTION – (INIT/ÖE)




PROGRAMMING THE PLUS405:

The PLUS405 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.

INITIALIZATION OPTION – (INIT)



“AND” ARRAY – (I), (P)



Notes are on next page.

ABEL is a trademark of Data I/O Corp.  
CUPL is a trademark of Logical Devices, Inc.

Programmable logic sequencer

(16 × 64 × 8)

PLUS405-55

“OR” ARRAY – J-K FUNCTION – (N), (F)

ACTION	CODE
TOGGLE <sup>1, 6</sup>	O

ACTION	CODE
SET	H

ACTION	CODE
RESET	L

ACTION	CODE
NO CHANGE	–

“COMPLEMENT” ARRAY – (C)

ACTION	CODE
INACTIVE <sup>1, 3</sup>	O

ACTION	CODE
GENERATE	A

ACTION	CODE
PROPAGATE	•

ACTION	CODE
TRANSPARENT	–

CLOCK OPTION – (CLK1/CLK2)

OPTION	CODE
CLK1 ONLY <sup>1</sup>	L

OPTION	CODE
CLK1 and CLK2 <sup>5</sup>	H

NOTES:

1. This is the initial unprogrammed state of all links.
2. Any gate  $T_n$  will be unconditionally inhibited if any one of its I or P link pairs is left intact.
3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates  $T_n$ .
4. These states are not allowed when using INITIALIZATION option.
5. Input buffer I5 must be deleted from the AND array (i.e., all fuse locations “Don’t Care”) when using second clock option.
6. A single product term cannot drive more than 8 registers by itself when used in TOGGLE mode.

PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer/Software Support*) of this data handbook for additional information.

## PLUS405-55

## PLUS405 PROGRAM TABLE

[illegible]

**NOTES:**

1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the IN/E and H for the clock option, exists in the table, shown BLANK instead for clarity.
2. Unused Cn Im, and Ps bits are normally programmed Don't Care (—).
3. Unused Transition Terms can be left blank for future code modification, or programmed as (—) for maximum speed.

# Programmable logic sequencer (16 × 64 × 8)

PLUS405-55

## SNAP RESOURCE SUMMARY DESIGNATIONS

