PLS159A

#### DESCRIPTION

The PLS159A is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F<sub>C</sub>. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement ( $\bar{l}$ ,  $\bar{B}$ ,  $\bar{Q}$ ,  $\bar{C}$ ) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. There are 4 AND gates for the Asynchronous Preset/Reset functions.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS159A is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.


#### **FEATURES**

- High-speed version of PLS159
- f<sub>MAX</sub> = 18MHz
- 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
  - 32 logic terms
  - 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registersJ-K, T, or D-type flip-flops
- Power-on reset feature on all flip-flops (F<sub>n</sub> = 1)
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: −100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs

### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

### PIN CONFIGURATIONS




### ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER		
20-Pin Plastic Dual In-Line Package (300mil-wide)	PLS159AN	0408D		
20-Pin Plastic Leaded Chip Carrier	PLS159AA	0400E		


PLS159A

### **LOGIC DIAGRAM**




PLS159A

### **FUNCTIONAL DIAGRAM**



### **LOGIC FUNCTION**



### NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

### FLIP-FLOP TRUTH TABLE

OE	L	CK	Р	R	J	K	ø	F
Н								Hi-Z
L	Х	Χ	L	Χ	Χ	Χ	┙	Ι
L	Х	Х	Н	L	Χ	Χ	Η	L
L	Х	Χ	L	Н	Χ	Χ	L	Н
L	L	1	L	L	L	L	Q	Q
L	L	$\uparrow$	L	L	L	Н	L	Н
L	L	$\uparrow$	L	L	Н	L	Н	L
L	L	$\uparrow$	L	L	Н	Н	Q	Q
Н	Н	1	L	L	L	Н	L	H*
Н	Н	$\uparrow$	L	L	Н	L	Н	L*
+10V	Х	$\uparrow$	Χ	Χ	L	Н	L	H* *
	Х	$\uparrow$	Χ	Χ	Н	L	Н	L* *

- 1. Positive Logic: J-K =  $T_0$  +  $T_1$  +  $T_2$  .......  $T_{31}$   $T_n$  =  $\overline{C} \cdot (|0 \cdot |1 \cdot |2 \cdot ...) \cdot (|Q_0 \cdot |Q_1 \cdot ...) \cdot (|B0 \cdot |B1 \cdot ...)$ 2.  $\uparrow$  denotes transition from Low to High level.
- 3. X = Don't care
- 4. \* = Forced at F<sub>n</sub> pin for loading the J-K flip-flop in the Input mode. The load control term, L<sub>n</sub> must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
  6. \*\* = Forced at F<sub>n</sub> pin to load J-K flip-flop
- independent of program code (Diagnostic mode), 3-State B outputs.

PLS159A

### **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

### CAUTION: PLS159A PROGRAMMING ALGORITHM

The programming voltage required to program the PLS159A is higher (17.5V) than that required to program the PLS159 (14.5V). Consequently, the PLS159 programming algorithm will not program the PLS159A. Please exercise caution when accessing programmer device codes to insure that the correct algorithm is used.

### THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

### ABSOLUTE MAXIMUM RATINGS1

		RATINGS		
SYMBOL	PARAMETER	MIN MAX		UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	$V_{DC}$
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100	mA
T <sub>amb</sub>	Operating temperature range		+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

<sup>1.</sup> Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLS159A

### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75V \leq V_{CC} \leq 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT	
Input voltage <sup>2</sup>							
V <sub>IH</sub>	High	V <sub>CC</sub> = MAX	2.0			V	
$V_{IL}$	Low	$V_{CC} = MIN$			0.8	V	
$V_{\text{IC}}$	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V	
Output vo	ltage <sup>2</sup>						
V <sub>OH</sub>	High	$V_{CC} = MIN, I_{OH} = -2mA$	2.4			V	
$V_{OL}$	Low	$I_{OL} = 10mA$		0.35	0.5	V	
Input curr	ent						
I <sub>IH</sub>	High	$V_{CC} = MAX, V_{IN} = 5.5V$		<1		μΑ	
$I_{IL}$	Low	V <sub>IN</sub> = 0.45V		-10	-100	μΑ	
Output cu	rrent			_			
I <sub>O(OFF)</sub>	Hi-Z state <sup>4, 7</sup>	$V_{CC} = MAX, V_{OUT} = 5.5V$		1	80	μΑ	
		V <sub>OUT</sub> = 0.45V			-140	μΑ	
los	Short circuit <sup>3, 5</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA	
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>6</sup>	V <sub>CC</sub> = MAX		150	190	mA	
Capacitan	ice			-	-		
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V	8		pF		
C <sub>OUT</sub>	Output	V <sub>OUT</sub> = 2.0V		15		pF	

- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
   All voltage values are with respect to network ground terminal.
   Test one at a time.
   Measured with V<sub>IH</sub> applied to OE.
   Duration of short circuit should not exceed 1 second.
   I<sub>CC</sub> is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.
- 7. Leakage values are a combination of input and output leakage.

PLS159A

### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75V \leq V_{CC} \leq 5.25V,~R_{1} = 470\Omega,~R_{2} = 1k\Omega$ 

					LIMITS			
SYMBOL	PARAMETER	FROM	то	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Pulse wid	th	•	•	•				
t <sub>CKH</sub>	Clock <sup>2</sup> High	CK+	CK –	C <sub>L</sub> = 30pF	20	15		ns
t <sub>CKL</sub>	Clock Low	CK –	CK+	C <sub>L</sub> = 30pF	20	15		ns
t <sub>CKP</sub>	Period	CK+	CK+	C <sub>L</sub> = 30pF	55	45		ns
t <sub>PRH</sub>	Preset/Reset pulse	(I,B) -	(I,B) +	C <sub>L</sub> = 30pF	35	30		ns
Setup time	e <sup>5</sup>			_				
t <sub>IS1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	35	30		ns
t <sub>IS2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	15	10		ns
t <sub>IS3</sub>	Input (through Complement Array) <sup>4</sup>	(I,B) ±	CK+	C <sub>L</sub> = 30pF	55	45		ns
Hold time			•	•				
t <sub>IH1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	0	<b>-</b> 5		ns
t <sub>IH2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	15	10		ns
Propagati	on delay	-						
t <sub>CKO</sub>	Clock	CK+	F±	C <sub>L</sub> = 30pF		15	20	ns
t <sub>OE1</sub>	Output enable <sup>3</sup>	ŌĒ –	F-	C <sub>L</sub> = 30pF		20	30	ns
t <sub>OD1</sub>	Output disable <sup>3</sup>	ŌE +	F+	$C_L = 5pF$		20	30	ns
t <sub>PD</sub>	Output	(I,B) ±	В±	C <sub>L</sub> = 30pF		25	35	ns
t <sub>OE2</sub>	Output enable <sup>3</sup>	(I,B) +	В±	C <sub>L</sub> = 30pF		20	30	ns
t <sub>OD2</sub>	Output disable <sup>3</sup>	(I,B) -	B+	$C_L = 5pF$		20	30	ns
t <sub>PRO</sub>	Preset/Reset	(I,B) +	F±	C <sub>L</sub> = 30pF		35	45	ns
t <sub>PPR</sub>	Power-on/preset	V <sub>CC</sub> +	F-	$C_L = 30pF$		0	10	ns


### NOTES:

- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
   To prevent spurious clocking, clock rise time (10% 90%) ≤ 10ns.
- 3. For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
- 4. When using the Complement Array  $t_{CKP} = 75$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

### **VOLTAGE WAVEFORMS**


## +3.0V 10% +3.0V 10% MEASUREMENTS: All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified. **Input Pulses**

### **TEST LOAD CIRCUIT**



PLS159A

### **TIMING DIAGRAMS**




### **TIMING DEFINITIONS**

SYMBOL	PARAMETER				
<sup>t</sup> CKH	Width of input clock pulse.				
t <sub>CKL</sub>	Interval between clock pulses.				
t <sub>CKP</sub>	Clock period.				
t <sub>PRH</sub>	Width of preset input pulse.				
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.				
t <sub>IS2</sub>	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.				
t <sub>IH1</sub>	Required delay between positive transition of clock and end of valid input data.				
t <sub>IH2</sub>	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.				
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).				
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.				
t <sub>OD1</sub>	Delay between beginning of Output Enable High and when outputs are in the OFF-State.				
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").				
t <sub>PD</sub>	Propagation delay between combinational inputs and outputs.				
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.				
t <sub>OD2</sub>	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.				
t <sub>PRO</sub>	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.				

PLS159A

### TIMING DIAGRAMS (Continued)



PLS159A

#### LOGIC PROGRAMMING

The PLS159A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors' SNAP, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS159A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors SNAP PLD design software package.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE,

COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


### PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of this data handbook for additional information.


### "AND" ARRAY - (I), (B), (Qp)



### "COMPLEMENT" ARRAY - (C)




### "OR" ARRAY - (F-F CONTROL MODE)



Notes on following page.


### "OR" ARRAY – $(Q_n = D-Type)$




### CAUTION


THE PLS159A Programming Algorithm is different from the PLS159.

PLS159A







### "OR" ARRAY - (S or B)








### "OE" ARRAY - (E)



- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, F<sub>C</sub>, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T<sub>n</sub>, F<sub>C</sub>.
- 4.  $E_n = O$  and  $E_n = \bullet$  are logically equivalent states, since both cause  $F_n$  outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)<sub>n</sub> due to their lack of "OR" array links.

PLS159A

### **PROGRAM TABLE**



PLS159A

### **SNAP RESOURCE SUMMARY DESIGNATIONS**

