


# TrenchMOS™ transistor Logic level FET

PHT6N03LT

## FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Surface mounting package

## SYMBOL



## QUICK REFERENCE DATA

$V_{DSS} = 30\text{ V}$
$I_D = 5.9\text{ A}$
$R_{DS(ON)} \leq 30\text{ m}\Omega$ ( $V_{GS} = 5\text{ V}$ )
$R_{DS(ON)} \leq 28\text{ m}\Omega$ ( $V_{GS} = 10\text{ V}$ )

## GENERAL DESCRIPTION


N-channel enhancement mode logic level field-effect power transistor using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHT6N03LT is supplied in the SOT223 surface mounting package.

## PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## SOT223



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Drain-source voltage	$T_j = 25\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$	-	30	V
$V_{DGR}$	Drain-gate voltage	$T_j = 25\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$ ; $R_{GS} = 20\text{ k}\Omega$	-	30	V
$V_{GS}$	Gate-source voltage		-	$\pm 13$	V
$I_D$	Continuous drain current	$T_{amb} = 25\text{ }^\circ\text{C}$ ; $V_{GS} = 10\text{ V}$ $T_{amb} = 100\text{ }^\circ\text{C}$ ; $V_{GS} = 10\text{ V}$	-	5.9	A
$I_{DM}$	Pulsed drain current		-	4.1	A
$P_D$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	23.6	A
$T_j, T_{stg}$	Operating junction and storage temperature		-55	150	$^\circ\text{C}$

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k $\Omega$ )	-	2	kV

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	Thermal resistance junction to solder point	mounted on any pcb	-	-	15	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	mounted on test pcb of fig:17	-	70	-	K/W

# TrenchMOS™ transistor

## Logic level FET

PHT6N03LT

### ELECTRICAL CHARACTERISTICS

T<sub>j</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA; T <sub>j</sub> = -55 °C	30 27	- -	- -	V V
V <sub>(BR)GSS</sub>	Gate-source breakdown voltage	I <sub>G</sub> = 1 mA	10	-	-	V
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA T <sub>j</sub> = 150 °C T <sub>j</sub> = -55 °C	1 0.6 -	1.5 - -	2 - 2.3	V V V
R <sub>DS(ON)</sub>	Drain-source on-state resistance	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 3.2 A V <sub>GS</sub> = 10 V; I <sub>D</sub> = 3.2 A V <sub>GS</sub> = 5 V; I <sub>D</sub> = 3.2 A; T <sub>j</sub> = 150 °C	- - -	24 18 -	30 28 51	mΩ mΩ mΩ
g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V; I <sub>D</sub> = 5.9 A	8	14	-	S
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 30 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 150 °C	-	0.05	10 500	μA μA
I <sub>GSS</sub>	Gate source leakage current	V <sub>GS</sub> = ±5 V; V <sub>DS</sub> = 0 V T <sub>j</sub> = 150 °C	-	0.02	1 10	μA μA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = 5.9 A; V <sub>DD</sub> = 24 V; V <sub>GS</sub> = 5 V	-	24	-	nC
Q <sub>gs</sub>	Gate-source charge		-	3	-	nC
Q <sub>gd</sub>	Gate-drain (Miller) charge		-	11	-	nC
t <sub>d on</sub>	Turn-on delay time	V <sub>DD</sub> = 15 V; I <sub>D</sub> = 5.9 A;	-	30	45	ns
t <sub>r</sub>	Turn-on rise time	V <sub>GS</sub> = 5 V; R <sub>G</sub> = 5 Ω	-	80	130	ns
t <sub>d off</sub>	Turn-off delay time	Resistive load	-	95	135	ns
t <sub>f</sub>	Turn-off fall time		-	40	55	ns
L <sub>d</sub>	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L <sub>d</sub>	Internal drain inductance	Measured from drain lead to centre of die	-	3.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	1050	-	pF
C <sub>oss</sub>	Output capacitance		-	270	-	pF
C <sub>rss</sub>	Feedback capacitance		-	140	-	pF

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T<sub>j</sub> = 25 °C unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>S</sub>	Continuous source current (body diode)		-	-	5.9	A
I <sub>SM</sub>	Pulsed source current (body diode)		-	-	10	A
V <sub>SD</sub>	Diode forward voltage	I <sub>F</sub> = 5.9 A; V <sub>GS</sub> = 0 V	-	0.75	1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>F</sub> = 5.9 A; -di <sub>F</sub> /dt = 100 A/μs;	-	100	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>GS</sub> = -10 V; V <sub>R</sub> = 25 V	-	0.4	-	μC

TrenchMOS™ transistor  
Logic level FET

PHT6N03LT







**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 5.9 \text{ A}; V_{DD} \leq 15 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_{amb} = 25 \text{ }^\circ\text{C}$	-	60	mJ









TrenchMOS™ transistor  
Logic level FET

PHT6N03LT



TrenchMOS™ transistor  
Logic level FET

PHT6N03LT



TrenchMOS™ transistor  
Logic level FET

PHT6N03LT

PRINTED CIRCUIT BOARD

