

**PowerMOS transistor****PHT1N60R****GENERAL DESCRIPTION**



N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mounting featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance. Intended for use in Compact Fluorescent Lights (CFL), electric shaver, battery charger and general purpose switching applications.

**QUICK REFERENCE DATA**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	0.46	A
$P_{tot}$	Total power dissipation	1.8	W
$R_{DS(ON)}$	Drain-source on-state resistance	16.0	$\Omega$

**PINNING - SOT223**

<b>PIN</b>	<b>DESCRIPTION</b>
1	gate
2	drain
3	source
4	drain (tab)

**PIN CONFIGURATION****SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{DS}$	Drain-source voltage		-	600	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage		-	30	V
$I_D$	Drain current (DC)	$T_{sp} = 25^\circ\text{C}$	-	0.46	A
$I_{DM}$	Drain current (pulse peak value)	$T_{sp} = 100^\circ\text{C}$	-	0.4	A
$I_{DR}$	Source-drain diode current (DC)	$T_{sp} = 25^\circ\text{C}$	-	1.84	A
$I_{DRM}$	Source-drain diode current (pulse peak value)	$T_{sp} = 25^\circ\text{C}$	-	0.46	A
$P_{tot}$	Total power dissipation	$T_{sp} = 25^\circ\text{C}$	-	1.8	W
$T_{stg}$	Storage temperature		-55	150	$^\circ\text{C}$
$T_j$	Junction temperature		-	150	$^\circ\text{C}$

**AVALANCHE LIMITING VALUE**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>MAX.</b>	<b>UNIT</b>
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 0.46 \text{ A} ; V_{DD} \leq 50 \text{ V} ; V_{GS} = 10 \text{ V} ; R_{GS} = 50 \Omega$ $T_j = 25^\circ\text{C}$ prior to surge	-	20	mJ
$W_{DSR}^1$	Drain-source repetitive unclamped inductive turn-off energy	$T_j = 100^\circ\text{C}$ prior to surge $I_D = 0.46 \text{ A} ; V_{DD} \leq 50 \text{ V} ; V_{GS} = 10 \text{ V} ; R_{GS} = 50 \Omega ; T_j \leq 150^\circ\text{C}$	-	8 3.6	mJ

1. Pulse width and frequency limited by  $T_{j(max)}$

## PowerMOS transistor

PHT1N60R

**THERMAL RESISTANCES**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$R_{th\ j-sp}$	Thermal resistance junction to solder point	surface mounted, FR4 board	12	15	K/W
$R_{th\ j-amb}$	Thermal resistance junction to ambient	surface mounted, FR4 board	70	-	K/W

**STATIC CHARACTERISTICS** $T_{sp} = 25^\circ C$  unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V; I_D = 0.25 mA$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25 mA$	2.0	2.75	4.0	V
$I_{DSS}$	Drain-source leakage current	$V_{DS} = 600 V; V_{GS} = 0 V; T_j = 25^\circ C$	-	7.5	100	$\mu A$
$I_{GSS}$	Gate-source leakage current	$V_{DS} = 400 V; V_{GS} = 0 V; T_j = 125^\circ C$	-	0.1	1.0	mA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 35 V; V_{DS} = 0 V$	-	16	80	nA
$V_{SD}$	Source-drain diode forward voltage	$V_{GS} = 10 V; I_D = 0.23 A$	-	13.6	16.0	$\Omega$
		$I_F = 0.5 A; V_{GS} = 0 V$	-	0.93	1.2	V

**DYNAMIC CHARACTERISTICS** $T_{sp} = 25^\circ C$  unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$g_{fs}$	Forward transconductance	$V_{DS} = 15 V; I_D = 0.23 A$	0.1	0.28	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz$	-	77	-	pF
$C_{oss}$	Output capacitance		-	15	-	pF
$C_{rss}$	Feedback capacitance		-	5	-	pF
$Q_{g(tot)}$	Total gate charge	$V_{GS} = 10 V; I_D = 0.5 A; V_{DS} = 400 V$	-	5	-	nc
$Q_{gs}$	Gate to source charge		-	0.5	-	nc
$Q_{gd}$	Gate to drain (Miller) charge		-	3	-	nc
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30 V; I_D = 0.5 A;$	-	5	-	ns
$t_r$	Turn-on rise time	$V_{GS} = 10 V; R_{GS} = 50 \Omega;$	-	31	-	ns
$t_{d\ off}$	Turn-off delay time	$R_{GEN} = 50 \Omega$	-	25	-	ns
$t_f$	Turn-off fall time		-	15	-	ns
$t_{rr}$	Source-drain diode Reverse recovery time	$I_F = 0.46 A; -di_F/dt = 100 A/\mu s;$	-	150	-	ns
$Q_{rr}$	Source-drain diode Reverse recovery charge	$V_{GS} = 0 V; V_R = 100 V$	-	1.5	-	$\mu C$

## PowerMOS transistor

PHT1N60R




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D\ 25^\circ C} = f(T_{sp})$




Fig.4. Transient thermal impedance.  
 $Z_{th\ j-sp} = f(t_p); \text{parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D\ 25^\circ C} = f(T_{sp}); \text{conditions: } V_{GS} \geq 10 \text{ V}$




Fig.5. Typical output characteristics.  
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig.3. Safe operating area.  $T_{sp} = 25^\circ C$   
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse}; \text{parameter } t_p$




Fig.6. Typical on-state resistance.  
 $R_{DS(ON)} = f(I_D); \text{parameter } V_{GS}$

## PowerMOS transistor

PHT1N60R




Fig.7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; parameter  $T_j$




Fig.10. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0$  V;  $f = 1$  MHz




Fig.8. Typical transconductance.  
 $g_{fs} = f(I_D)$ ; parameter  $T_j$




Fig.11. Typical switching times;  $t_{d(on)}$ ,  $t_r$ ,  $t_{d(off)}$ ,  $t_f = f(R_G)$




Fig.9. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 0.25$  mA;  $V_{DS} = V_{GS}$





Fig.12. Normalised drain-source breakdown voltage;  
 $V_{(BR)DSS} / V_{(BR)DSS 25^\circ\text{C}} = f(T_j)$

## PowerMOS transistor

PHT1N60R

## **MECHANICAL DATA**



*Fig.13. SOT223 surface mounting package.*

## Notes

- Notes**

  1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
  2. Refer to Discrete Semiconductor Packages, Data Handbook SC18.
  3. Epoxy meets UL94 V0 at 1/8".

PowerMOS transistor

PHT1N60R

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1999</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.