


TrenchMOS™ transistor Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

| |
|--|
| $V_{DSS} = 30\text{ V}$ |
| $I_D = 45\text{ A}$ |
| $R_{DS(ON)} \leq 24\text{ m}\Omega$ ($V_{GS} = 5\text{ V}$) |
| $R_{DS(ON)} \leq 21\text{ m}\Omega$ ($V_{GS} = 10\text{ V}$) |

GENERAL DESCRIPTION


N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHP45N03LT is supplied in the SOT78 (TO220AB) conventional leaded package.
 The PHB45N03LT is supplied in the SOT404 surface mounting package.
 The PHD45N03LT is supplied in the SOT428 surface mounting package.


PINNING

| PIN | DESCRIPTION |
|-----|--------------------|
| 1 | gate |
| 2 | drain ¹ |
| 3 | source |
| tab | drain |


SOT78 (TO220AB)



SOT404



SOT428



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|----------------|--|--|------|----------|------------------|
| V_{DSS} | Drain-source voltage | $T_j = 25\text{ }^\circ\text{C}$ to $175\text{ }^\circ\text{C}$ | - | 30 | V |
| V_{DGR} | Drain-gate voltage | $T_j = 25\text{ }^\circ\text{C}$ to $175\text{ }^\circ\text{C}$; $R_{GS} = 20\text{ k}\Omega$ | - | 30 | V |
| V_{GS} | Gate-source voltage | | - | ± 15 | V |
| I_D | Continuous drain current | $T_{mb} = 25\text{ }^\circ\text{C}$; $V_{GS} = 10\text{ V}$ | - | 45 | A |
| | | $T_{mb} = 100\text{ }^\circ\text{C}$; $V_{GS} = 10\text{ V}$ | - | 33 | A |
| I_{DM} | Pulsed drain current | $T_{mb} = 25\text{ }^\circ\text{C}$ | - | 180 | A |
| P_D | Total power dissipation | $T_{mb} = 25\text{ }^\circ\text{C}$ | - | 86 | W |
| T_j, T_{stg} | Operating junction and storage temperature | | -55 | 175 | $^\circ\text{C}$ |

¹ It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages.

TrenchMOS™ transistor
Logic level FET
PHP45N03LT, PHB45N03LT, PHD45N03LT
THERMAL RESISTANCES

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------|--|--|------|------|------|------|
| $R_{th\ j-mb}$ | Thermal resistance junction to mounting base | | - | - | 1.75 | K/W |
| $R_{th\ j-a}$ | Thermal resistance junction to ambient | SOT78 package, in free air SOT404 and SOT428 packages, pcb mounted, minimum footprint | - | 60 | - | K/W |
| | | | - | 50 | - | K/W |

ELECTRICAL CHARACTERISTICS
 $T_j = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------|----------------------------------|--|---------------|---------------|----------------|--|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA};$ $T_j = -55^\circ\text{C}$ | 30 27 | - - | - - | V V |
| $V_{GS(TO)}$ | Gate threshold voltage | $V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$ | 1 0.5 - | 1.5 - - | 2 - 2.3 | V V V |
| $R_{DS(ON)}$ | Drain-source on-state resistance | $V_{GS} = 5\text{ V}; I_D = 25\text{ A}$ $V_{GS} = 10\text{ V}; I_D = 25\text{ A}$ $V_{GS} = 5\text{ V}; I_D = 25\text{ A}; T_j = 175^\circ\text{C}$ | - - - | 20 16 - | 24 21 45 | m Ω m Ω m Ω |
| g_{fs} | Forward transconductance | $V_{DS} = 25\text{ V}; I_D = 25\text{ A}$ | 8 | 27 | - | S |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 30\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 175^\circ\text{C}$ | - | 0.05 | 10 | μA |
| I_{GSS} | Gate source leakage current | $V_{GS} = \pm 5\text{ V}; V_{DS} = 0\text{ V}$ | - | 10 | 500 | μA |
| | | | - | 10 | 100 | nA |
| $Q_{g(tot)}$ | Total gate charge | $I_D = 40\text{ A}; V_{DD} = 24\text{ V}; V_{GS} = 5\text{ V}$ | - | 23 | - | nC |
| Q_{gs} | Gate-source charge | | - | 7 | - | nC |
| Q_{gd} | Gate-drain (Miller) charge | | - | 10 | - | nC |
| $t_{d\ on}$ | Turn-on delay time | $V_{DD} = 15\text{ V}; I_D = 25\text{ A};$ | - | 12 | 20 | ns |
| t_r | Turn-on rise time | $V_{GS} = 5\text{ V}; R_G = 5\ \Omega$ | - | 80 | 130 | ns |
| $t_{d\ off}$ | Turn-off delay time | Resistive load | - | 35 | 60 | ns |
| t_f | Turn-off fall time | | - | 31 | 45 | ns |
| L_d | Internal drain inductance | Measured tab to centre of die | - | 3.5 | - | nH |
| L_d | Internal drain inductance | Measured from drain lead to centre of die (SOT78 package only) | - | 4.5 | - | nH |
| L_s | Internal source inductance | Measured from source lead to source bond pad | - | 7.5 | - | nH |
| C_{iss} | Input capacitance | $V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$ | - | 1050 | - | pF |
| C_{oss} | Output capacitance | | - | 270 | - | pF |
| C_{rss} | Feedback capacitance | | - | 140 | - | pF |

TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT



REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25 °C unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------|--|---|------|-------------|----------|------|
| I _S | Continuous source current (body diode) | | - | - | 45 | A |
| I _{SM} | Pulsed source current (body diode) | | - | - | 180 | A |
| V _{SD} | Diode forward voltage | I _F = 25 A; V _{GS} = 0 V I _F = 40 A; V _{GS} = 0 V | - | 0.95 1.0 | 1.2 - | V |
| t _{rr} | Reverse recovery time | I _F = 40 A; -di _F /dt = 100 A/μs; V _{GS} = -10 V; V _R = 25 V | - | 52 | - | ns |
| Q _{rr} | Reverse recovery charge | | - | 0.08 | - | μC |







AVALANCHE LIMITING VALUE

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|------------------|---|---|------|------|------|
| W _{DSS} | Drain-source non-repetitive unclamped inductive turn-off energy | I _D = 25 A; V _{DD} ≤ 15 V; V _{GS} = 10 V; R _{GS} = 50 Ω; T _{mb} = 25 °C | - | 60 | mJ |









TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT



TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT



TrenchMOS™ transistor
Logic level FET

PHP45N03LT, PHB45N03LT, PHD45N03LT

