


TrenchMOS™ transistor Logic level FET

PHP130N03LT, PHB130N03LT

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 30 \text{ V}$
$I_D = 75 \text{ A}$
$R_{DS(ON)} \leq 6 \text{ m}\Omega (V_{GS} = 5 \text{ V})$
$R_{DS(ON)} \leq 5 \text{ m}\Omega (V_{GS} = 10 \text{ V})$

GENERAL DESCRIPTION


N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHP130N03LT is supplied in the SOT78 (TO220AB) conventional leaded package.
The PHB130N03LT is supplied in the SOT404 surface mounting package.


PINNING

PIN	DESCRIPTION
1	gate
2	drain ¹
3	source
tab	drain

SOT78 (TO220AB)



SOT404



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	30	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
V_{GS}	Gate-source voltage		-	± 13	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	75	A
		$T_{mb} = 100 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	75	A
I_{DM}	Pulsed drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	240	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	187	W
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	-55	175	$^\circ\text{C}$

¹ It is not possible to make connection to pin 2 of the SOT404 package.

TrenchMOS™ transistor
Logic level FET

PHP130N03LT, PHB130N03LT

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_c	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	0.8	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint	-	60 50	-	K/W K/W

ELECTRICAL CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}; T_j = -55^\circ\text{C}$	30	-	-	V
$V_{(BR)GSS}$	Gate-source breakdown voltage	$I_G = 1 \text{ mA}$	27	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	10	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$	1	1.5	2	V
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$	0.5	-	-	V
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175^\circ\text{C}$	-	-	2.3	V
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = -55^\circ\text{C}$	-	-	6	mΩ
g_{fs}	Forward transconductance	$V_{GS} = 25 \text{ V}; I_D = 25 \text{ A}$	-	4.5	5	mΩ
I_{GSS}	Gate-source leakage current	$V_{GS} = \pm 5 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	20	40	-	S
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	0.02	1	μA
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	-	10	μA
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	0.05	10	μA
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	-	500	μA
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 75 \text{ A}; V_{DD} = 24 \text{ V}; V_{GS} = 5 \text{ V}$	-	92	-	nC
Q_{gs}	Gate-source charge		-	10	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	36	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15 \text{ V}; I_D = 25 \text{ A}; V_{GS} = 5 \text{ V}$	-	45	60	ns
t_r	Turn-on rise time	$V_{GS} = 5 \text{ V}; R_G = 5 \Omega$	-	120	170	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	225	300	ns
t_f	Turn-off fall time		-	100	135	ns
L_d	Internal drain inductance	Measured tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	5000	-	pF
C_{oss}	Output capacitance		-	1150	-	pF
C_{rss}	Feedback capacitance		-	500	-	pF

TrenchMOS™ transistor
Logic level FET

PHP130N03LT, PHB130N03LT

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	75	A
I_{sm}	Pulsed source current (body diode)		-	-	240	A
V_{sd}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 75 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85 1.0	1.2 -	V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 75 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 25 \text{ V}$	-	100 0.6	- -	ns μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 75 \text{ A}; V_{DD} \leq 15 \text{ V};$ $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25^\circ\text{C}$	-	500	mJ




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D/P_{D, 25^\circ\text{C}} = f(T_{mb})$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D/I_{D, 25^\circ\text{C}} = f(T_{mb}); \text{conditions: } V_{GS} \geq 5 \text{ V}$

TrenchMOS™ transistor Logic level FET

PHP130N03LT, PHB130N03LT




Fig.3. Safe operating area. $T_{mb} = 25^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.6. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t)$; parameter $D = t_p/T$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig.5. Typical output characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25\text{ V}$

TrenchMOS™ transistor Logic level FET

PHP130N03LT, PHB130N03LT




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^{\circ}\text{C}} = f(T_j); I_D = 25\text{ A}; V_{GS} = 5\text{ V}$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}; f = 1\text{ MHz}$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}; V_{DS} = V_{GS}$




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 75\text{ A}$; parameter V_{DS}




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25\text{ }^{\circ}\text{C}; V_{DS} = V_{GS}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j

**TrenchMOS™ transistor
Logic level FET**

PHP130N03LT, PHB130N03LT




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\%$ = $f(T_{mb})$; conditions: $I_D = 75\text{ A}$




Fig. 16. Avalanche energy test circuit.

$$W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$$