

Silicon Diffused Power Transistor**PHE13002AU****GENERAL DESCRIPTION**



High-voltage, high-speed planar-passivated npn power switching transistor in the SOT533 envelope intended for use in high frequency electronic lighting ballast applications, converters and inverters, etc.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{CESM}	Collector-emitter voltage peak value	$V_{BE} = 0 \text{ V}$	-	600	V
V_{CBO}	Collector-Base voltage (open emitter)	-	600	V	
V_{CEO}	Collector-emitter voltage (open base)	-	300	V	
I_C	Collector current (DC)	-	1.5	A	
I_{CM}	Collector current peak value	-	3	A	
P_{tot}	Total power dissipation	$T_{mb} \leq 25 \text{ }^{\circ}\text{C}$	-	50	W
V_{CEsat}	Collector-emitter saturation voltage	$I_C = 1.0 \text{ A}; I_B = 0.2 \text{ A}$	0.27	1.0	V
h_{FE}		$I_C = 1.0 \text{ A}; V_{CE} = 5 \text{ V}$	12	19	
t_f	Fall time (Inductive)	$I_C = 1.0 \text{ A}; I_{B1} = 0.2 \text{ A}$	56	76	ns

PINNING - SOT533

PIN	DESCRIPTION
1	base
2	collector
3	emitter
tab	collector

**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CESM}	Collector to emitter voltage	$V_{BE} = 0 \text{ V}$	-	600	V
V_{CEO}	Collector to emitter voltage (open base)	-	300	V	
V_{CBO}	Collector to base voltage (open emitter)	-	600	V	
I_C	Collector current (DC)	-	1.5	A	
I_{CM}	Collector current peak value	-	3	A	
I_B	Base current (DC)	-	0.75	A	
I_{BM}	Base current peak value	-	1.5	A	
P_{tot}	Total power dissipation	$T_{mb} \leq 25 \text{ }^{\circ}\text{C}$	-	50	W
T_{stg}	Storage temperature	-	-65	150	°C
T_j	Junction temperature	-	-	150	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Junction to mounting base		-	2.5	K/W
$R_{th,j-a}$	Junction to ambient	in free air	70	-	K/W

Silicon Diffused Power Transistor

PHE13002AU

STATIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{CES}, I_{CBO} I_{CES}	Collector cut-off current ¹	$V_{BE} = 0 \text{ V}; V_{CE} = V_{CESMmax}$ $V_{BE} = 0 \text{ V}; V_{CE} = V_{CESMmax}$ $T_j = 125^\circ\text{C}$	-	0.14 39	100 500	μA μA
I_{CEO} I_{EBO} $V_{CEO}sust$	Collector cut-off current ¹ Emitter cut-off current Collector-emitter sustaining voltage	$V_{CEO} = V_{CEOMmax} (300\text{V})$ $V_{EB} = 9 \text{ V}; I_c = 0 \text{ A}$ $I_B = 0 \text{ A}; I_c = 10 \text{ mA};$ $L = 25 \text{ mH}$	- - 300	3.7 20 -	100 100 -	μA μA V
V_{CEsat} V_{BEsat} h_{FE} h_{FE} h_{FE}	Collector-emitter saturation voltage Base-emitter saturation voltage DC current gain	$I_c = 1.0 \text{ A}; I_B = 0.2 \text{ A}$ $I_c = 1.0 \text{ A}; I_B = 0.2 \text{ A}$ $I_c = 1 \text{ mA}; V_{CE} = 5 \text{ V}$ $I_c = 100 \text{ mA}; V_{CE} = 5 \text{ V}$ $I_c = 1.0 \text{ A}; V_{CE} = 5 \text{ V}$	- - 17 19 9	0.27 1.03 23 30 12	1.0 1.3 - 46 19	V V -







DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
t_{on} t_s t_f	Switching times (resistive load) Turn-on time Turn-off storage time Turn-off fall time	$I_{Con} = 1.0 \text{ A}; I_{Bon} = -I_{Boff} = 0.2 \text{ A};$ $R_L = 75 \text{ ohms}; V_{BB2} = 4\text{V};$	0.78 0.91 0.25	1.0 1.22 0.34	μs μs μs
t_{si} t_{fi}	Switching times (inductive load) Turn-off storage time Turn-off fall time	$I_{Con} = 1.0 \text{ A}; I_{Bon} = 0.2 \text{ A}; L_B = 1 \mu\text{H};$ $-V_{BB} = 5 \text{ V}$	0.55 56	0.74 76	μs ns
t_{si} t_{fi}	Switching times (inductive load) Turn-off storage time Turn-off fall time	$I_{Con} = 1.0 \text{ A}; I_{Bon} = 0.2 \text{ A}; L_B = 1 \mu\text{H};$ $-V_{BB} = 5 \text{ V}; T_j = 100^\circ\text{C}$	- -	1.5 140	μs ns

¹ Measured with half sine-wave voltage (curve tracer).

Silicon Diffused Power Transistor

PHE13002AU

Fig.1. Test circuit for V_{CEO}^{sust} .Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p/T$ Fig.2. Oscilloscope display for V_{CEO}^{sust} .Fig.5. Typical DC current gain. $h_{FE} = f(I_C)$
parameter V_{CE} Fig.3. Normalised power dissipation.
 $PD\% = 100 \cdot PD/PD_{25^\circ C} = f(T_{mb})$ Fig.6. Typical DC current gain. $h_{FE} = f(I_C)$
parameter V_{CE}

Silicon Diffused Power Transistor

PHE13002AU




Fig.7. Collector-Emitter saturation voltage.
Solid Lines = typ values, $I_C/I_B = 3$




Fig.8. Base-Emitter saturation voltage.
Solid Lines = typ values, $I_C/I_B = 3$

INDUCTIVE SWITCHING




Fig.9. Test circuit inductive load.
 $V_{CC} = 300$ V; $-V_{BE} = 5$ V, $L_C = 200 \mu H$; $L_B = 1 \mu H$




Fig.10. Switching times waveforms with inductive load.




Fig.11. Inductive switching.
 $t_{fi} = f(h_{FE})$




Fig.12. Inductive switching.
 $t_{fi} = f(I_C)$

Silicon Diffused Power Transistor

PHE13002AU




Fig. 13. Inductive switching.
 $tsi = f(h_{FE})$




Fig. 14. Inductive switching.
 $tsi = f(I_C)$

RESISTIVE SWITCHING




Fig. 15. Test circuit resistive load. $V_{IM} = -6$ to $+8$ V
 $V_{CC} = 250$ V; $t_p = 20$ μs; $\delta = t_p/T = 0.01$.
 R_B and R_L calculated from I_{Con} and I_{Bon} requirements.




Fig. 16. Switching times waveforms with resistive load.




Fig. 17. Resistive switching.
 $ton = f(h_{FE})$




Fig. 18. Resistive switching.
 $ton = f(I_C)$

Silicon Diffused Power Transistor

PHE13002AU




Fig.19. Resistive switching.
 $ts = f(h_{FE})$




Fig.20. Resistive switching.
 $ts = f(I_C)$




Fig.21. Resistive switching.
 $tf = f(h_{FE})$




Fig.22. Resistive switching.
 $tf = f(I_C)$




Fig.23. Test Circuit for the RBSOA test.
 $V_{cl} \leq 600V$; $V_{cc} = 150V$; $L_B = 1\mu H$; $L_c = 200\mu H$




Fig.24. Reverse bias safe operating area $T_j \leq T_{jmax}$
for $-V_{BE} = 9V, 5V, 3V$ & $1V$

Silicon Diffused Power Transistor

PHE13002AU

MECHANICAL DATA




Fig.25. SOT533 surface mounting package. Pin 2 connected to mounting base.

Silicon Diffused Power Transistor**PHE13002AU****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 2000	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.