

DATA SHEET

PHC20512
Complementary enhancement
mode
MOS transistors

Product specification

1997 Oct 22

Supersedes data of 1997 Jun 19

File under Discrete Semiconductors, SC13b

Complementary enhancement mode MOS transistors

PHC20512

FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-state resistance.

APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package.

CAUTION

The device is supplied in an antistatic package.
The gate-source input must be protected against static discharge during transport or handling.

PINNING - SOT96-1 (SO8)

PIN	SYMBOL	DESCRIPTION
1	s ₁	source 1
2	g ₁	gate 1
3	s ₂	source 2
4	g ₂	gate 2
5	d ₂	drain 2
6	d ₂	drain 2
7	d ₁	drain 1
8	d ₁	drain 1




Fig.1 Simplified outline and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per channel					
V _{DS}	drain-source voltage (DC) N-channel P-channel		–	30	V
			–	–30	V
V _{SD}	source-drain diode forward voltage N-channel P-channel	I _S = 1.25 A I _S = –1.25 A	–	1	V
			–	–1.3	V
V _{GS}	gate-source voltage (DC)		–	±20	V
V _{GSth}	gate-source threshold voltage N-channel P-channel	V _{DS} = V _{GS} ; I _D = 1 mA V _{DS} = V _{GS} ; I _D = –1 mA	1 –1	2.8 –2.8	V
I _D	drain current (DC) N-channel P-channel	T _S = 80 °C	–	6.4 –4	A
R _{DSon}	drain-source on-state resistance N-channel P-channel	V _{GS} = 10 V; I _D = 3.2 A V _{GS} = –10 V I _D = –2 A	–	0.05 0.12	Ω
P _{tot}	total power dissipation	T _S = 80 °C	–	3.5	W

Complementary enhancement mode MOS transistors

PHC20512

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per channel					
V _{DS}	drain-source voltage (DC) N-channel P-channel		–	30	V
			–	–30	V
V _{GS}	gate-source voltage (DC)		–	±20	V
I _D	drain current (DC) N-channel P-channel	T _s = 80 °C; note 1	–	6.4	A
			–	–4	A
I _{DM}	peak drain current N-channel P-channel	note 2	–	25	A
			–	–16	A
P _{tot}	total power dissipation	T _s = 80 °C; note 3	–	3.5	W
		T _{amb} = 25 °C; note 4	–	2.6	W
		T _{amb} = 25 °C; note 5	–	1.1	W
		T _{amb} = 25 °C; note 6	–	1.5	W
T _{stg}	storage temperature		–65	+150	°C
T _j	operating junction temperature		–65	+150	°C
Source-drain diode					
I _S	source current (DC) N-channel P-channel	T _s = 80 °C	–	3.5	A
			–	–2.6	A
I _{SM}	peak pulsed source current N-channel P-channel	note 2	–	14	A
			–	–10	A

Notes

1. T_s is the temperature at the soldering point of the drain lead.
2. Pulse width and duty cycle limited by maximum junction temperature.
3. Maximum permissible dissipation per MOS transistor. Both devices may be loaded up to 3.5 W at the same time.
4. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an R_{th a-tp} (ambient to tie-point) of 27.5 K/W.
5. Maximum permissible dissipation per MOS transistor. Device mounted on printed-circuit board with an R_{th a-tp} (ambient to tie-point) of 90 K/W.
6. Maximum permissible dissipation if only one MOS transistor dissipates. Device mounted on printed-circuit board with an R_{th a-tp} (ambient to tie-point) of 90 K/W.

Complementary enhancement mode MOS transistors

PHC20512




Fig.2 Power derating curve.


 $\delta = 0.01; T_s = 80\text{ }^{\circ}\text{C}.$ (1) R_{DSon} limitation.

Fig.3 SOAR; N-channel.


 $\delta = 0.01; T_s = 80\text{ }^{\circ}\text{C}.$ (1) R_{DSon} limitation.

Fig.4 SOAR; P-channel.

Complementary enhancement mode MOS transistors

PHC20512

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	20	K/W

CHARACTERISTICS

 $T_j = 25^\circ C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per channel						
$V_{(BR)DSS}$	drain-source breakdown voltage N-channel P-channel	$V_{GS} = 0; I_D = 10 \mu A$ $V_{GS} = 0; I_D = -10 \mu A$	30 -30	-	-	V V
V_{GSth}	gate-source threshold voltage N-channel P-channel	$V_{GS} = V_{DS}; I_D = 1 mA$ $V_{GS} = V_{DS}; I_D = -1 mA$	1 -1	-	2.8 -2.8	V V
I_{DSS}	drain-source leakage current N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 V$ $V_{GS} = 0; V_{DS} = -24 V$	- -	-	100 -100	nA nA
I_{GSS}	gate leakage current N-channel P-channel	$V_{GS} = \pm 20 V; V_{DS} = 0$	- -	-	± 100 ± 100	nA nA
R_{DSon}	drain-source on-state resistance N-channel P-channel	$V_{GS} = 4.5 V; I_D = 1.6 A$ $V_{GS} = 10 V; I_D = 3.2 A$ $V_{GS} = -4.5 V; I_D = -1 A$ $V_{GS} = -10 V; I_D = -2 A$	- - - -	-	0.1 0.05 0.25 0.12	Ω Ω Ω Ω
C_{iss}	input capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 V; f = 1 MHz$ $V_{GS} = 0; V_{DS} = -24 V; f = 1 MHz$	- -	450 450	-	pF pF
C_{oss}	output capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 V; f = 1 MHz$ $V_{GS} = 0; V_{DS} = -24 V; f = 1 MHz$	- -	200 200	-	pF pF
C_{rss}	reverse transfer capacitance N-channel P-channel	$V_{GS} = 0; V_{DS} = 24 V; f = 1 MHz$ $V_{GS} = 0; V_{DS} = -24 V; f = 1 MHz$	- -	100 100	-	pF pF
Q_G	total gate charge N-channel P-channel	$V_{GS} = 10 V; V_{DD} = 15 V; I_D = 3.2 A$ $V_{GS} = -10 V; V_{DD} = -15 V; I_D = -2 A$	- -	15 13	-	nC nC
Q_{GS}	gate-source charge N-channel P-channel	$V_{GS} = 10 V; V_{DD} = 15 V; I_D = 3.2 A$ $V_{GS} = -10 V; V_{DD} = -15 V; I_D = -2 A$	- -	1 1	-	nC nC

Complementary enhancement mode MOS transistors

PHC20512

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Q_{GD}	gate-drain charge N-channel P-channel	$V_{GS} = 10 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 3.2 \text{ A}$ $V_{GS} = -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -2 \text{ A}$	— —	5 4	— —	nC nC
$t_{d(on)}$	turn-on delay time N-channel P-channel	$V_{GS} = 0 \text{ to } 10 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	7 6	— —	ns ns
$t_{d(off)}$	turn-off delay time N-channel P-channel	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	20 29	— —	ns ns
t_f	fall time N-channel P-channel	$V_{GS} = 0 \text{ to } 10 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	8 16	— —	ns ns
t_r	rise time N-channel P-channel	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	12 4	— —	ns ns
t_{on}	turn-on switching time N-channel P-channel	$V_{GS} = 0 \text{ to } 10 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	15 10	— —	ns ns
t_{off}	turn-off switching time N-channel P-channel	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 15 \text{ V}; I_D = 1 \text{ A}; R_{gen} = 6 \Omega$ $V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -15 \text{ V}; I_D = -1 \text{ A}; R_{gen} = 6 \Omega$	— —	32 45	— —	ns ns
Source-drain diode						
V_{SD}	source-drain diode forward voltage N-channel P-channel	$V_{GD} = 0; I_S = 1.25 \text{ A}$ $V_{GD} = 0; I_S = -1.25 \text{ A}$	— —	— —	1 -1.3	V V
t_{rr}	reverse recovery time N-channel P-channel	$I_S = 1.25 \text{ A}; dI/dt = -100 \text{ A}/\mu\text{s}$ $I_S = -1.25 \text{ A}; dI/dt = 100 \text{ A}/\mu\text{s}$	— —	45 75	— —	ns ns

Complementary enhancement mode MOS transistors

PHC20512




Fig.5 Switching times test circuit with input and output waveforms; N-channel.




Fig.6 Switching times test circuit with input and output waveforms; P-channel.


**Complementary enhancement mode
MOS transistors****PHC20512**

Fig.7 Transient thermal resistance from junction to soldering point as a function of pulse time for N- and P-channels; typical values.

Complementary enhancement mode MOS transistors

PHC20512




Fig.8 Capacitance as a function of drain-source voltage; N-channel typical values.




Fig.9 Capacitance as a function of drain source voltage; P-channel typical values.




Fig.10 Output characteristics; N-channel typical values.





Fig.11 Output characteristics; P-channel typical values.


Complementary enhancement mode MOS transistors

PHC20512




$V_{DS} = 10$ V; $T_{amb} = 25$ °C; $t_p = 80$ µs; $\delta = 0$.

Fig.12 Transfer characteristic; N-channel typical values.



$V_{DS} = -10$ V; $T_{amb} = 25$ °C; $t_p = 80$ µs; $\delta = 0$.


Fig.13 Transfer characteristic; P-channel typical values.



$V_{DD} = 12.5$ V; $I_D = 3.2$ A; $T_{amb} = 25$ °C.

- (1) V_{DS} .
- (2) V_{GS} .

Fig.14 Gate-source voltage and drain-source voltage as a function of total gate charge; N-channel typical values.




$V_{DD} = -12.5$ V; $I_D = -2$ A; $T_{amb} = 25$ °C.

- (1) V_{DS} .
- (2) V_{GS} .

Fig.15 Gate-source voltage and drain-source voltage as a function of total gate charge; P-channel typical values.

Complementary enhancement mode MOS transistors


PHC20512



V_{GD} = 0.

- (1) T_{amb} = 150 °C; t_p = 300 μs; δ = 0.
- (2) T_{amb} = 25 °C; t_p = 300 μs; δ = 0.
- (3) T_{amb} = -65 °C; t_p = 300 μs; δ = 0.

Fig.16 Source current as a function of source-drain diode forward voltage; N-channel typical values.




V_{GD} = 0.

- (1) T_{amb} = 150 °C; t_p = 300 μs; δ = 0.
- (2) T_{amb} = 25 °C; t_p = 300 μs; δ = 0.
- (3) T_{amb} = -65 °C; t_p = 300 μs; δ = 0.

Fig.17 Source current as a function of source-drain diode forward voltage; P-channel typical values.

Complementary enhancement mode MOS transistors


PHC20512



$V_{DS} \geq I_D \times R_{DSon}$; $T_{amb} = 25^\circ\text{C}$; $t_p = 300 \mu\text{s}$; $\delta = 0$.

- (1) $I_D = 0.1 \text{ A}$.
- (2) $I_D = 0.5 \text{ A}$.
- (3) $I_D = 1 \text{ A}$.
- (4) $I_D = 1.6 \text{ A}$.
- (5) $I_D = 3.2 \text{ A}$.
- (6) $I_D = 6.4 \text{ A}$.

Fig.18 Drain-source on-state resistance as a function of gate-source voltage; N-channel typical values.




$V_{DS} \geq I_D \times R_{DSon}$; $T_{amb} = 25^\circ\text{C}$; $t_p = 300 \mu\text{s}$; $\delta = 0$.

- (1) $I_D = 0.1 \text{ A}$.
- (2) $I_D = 0.5 \text{ A}$.
- (3) $I_D = 1 \text{ A}$.
- (4) $I_D = 2 \text{ A}$.
- (5) $I_D = 4 \text{ A}$.
- (6) $I_D = 8 \text{ A}$.

Fig.19 Drain-source on-state resistance as a function of gate-source voltage; P-channel typical values.

Complementary enhancement mode MOS transistors


PHC20512



$$k = \frac{V_{GS\text{th}} \text{ at } T_j}{V_{GS\text{th}} \text{ at } 25^\circ\text{C}}$$

$V_{GS\text{th}}$ at $V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$.

Fig.20 Temperature coefficient of gate-source threshold voltage as a function of junction temperature; N-channel typical values.




$$k = \frac{V_{GS\text{th}} \text{ at } T_j}{V_{GS\text{th}} \text{ at } 25^\circ\text{C}}$$

$V_{GS\text{th}}$ at $V_{DS} = V_{GS}$; $I_D = -1 \text{ mA}$.

Fig.21 Temperature coefficient of gate-source threshold voltage as function of junction temperature; P-channel typical values.

Complementary enhancement mode MOS transistors


PHC20512



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ }^\circ\text{C}}$$

- (1) R_{DSon} at $V_{GS} = 10$ V; $I_D = 3.2$ A.
- (2) R_{DSon} at $V_{GS} = 4.5$ V; $I_D = 1.6$ A.

Fig.22 Temperature coefficient of drain-source on-resistance as a function of junction temperature; N-channel typical values.




$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ }^\circ\text{C}}$$

- (1) R_{DSon} at $V_{GS} = -10$ V; $I_D = -2$ A.
- (2) R_{DSon} at $V_{GS} = -4.5$ V; $I_D = -1$ A.

Fig.23 Temperature coefficient of drain-source on-resistance as a function of junction temperature; P-channel typical values.

Complementary enhancement mode MOS transistors

PHC20512

PACKAGE OUTLINE**SO8: plastic small outline package; 8 leads; body width 3.9 mm****SOT96-1****DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45 0.36	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

Complementary enhancement mode MOS transistors

PHC20512

DEFINITIONS

Data Sheet Status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Complementary enhancement mode
MOS transistors

PHC20512

NOTES

Complementary enhancement mode
MOS transistors

PHC20512

NOTES

Complementary enhancement mode
MOS transistors

PHC20512

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 1010,
Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. +45 32 88 2636, Fax. +45 31 57 0044

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615800, Fax. +358 9 61580920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,
Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,
Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51,
04552-903 São Paulo, SÃO PAULO - SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavut-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/İSTANBUL,
Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax. +381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1997

SCA55

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

137107/00/03/PP20

Date of release: 1997 Oct 22

Document order number: 9397 750 02977

Let's make things better.

Philips
Semiconductors



PHILIPS