


N-channel TrenchMOS™ transistor Logic level FET

PHB11N03LT, PHD11N03LT

FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Logic level compatible

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 30 \text{ V}$
$I_D = 10.5 \text{ A}$
$R_{DS(ON)} \leq 150 \text{ m}\Omega (V_{GS} = 5 \text{ V})$
$R_{DS(ON)} \leq 130 \text{ m}\Omega (V_{GS} = 10 \text{ V})$

GENERAL DESCRIPTION

N-channel enhancement mode, logic level, field-effect power transistor in a plastic envelope using 'trench' technology.

Applications:-

- d.c. to d.c. converters
- switched mode power supplies


The PHB11N03LT is supplied in the SOT404 (D²PAK) surface mounting package.

The PHD11N03LT is supplied in the SOT428 (DPAK) surface mounting package.


PINNING

PIN	DESCRIPTION
1	gate
2	drain ¹
3	source
tab	drain

SOT428 (DPAK)



SOT404 (D²PAK)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	30	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
V_{GS}	Gate-source voltage		-	± 15	V
V_{GSM}	Pulsed gate-source voltage		-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10.3	A
I_{DM}	Pulsed drain current	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.3	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	41	A
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	33	W
			-55	175	$^\circ\text{C}$

¹ It is not possible to make contact to pin 2 of the SOT404 or SOT428 package

N-channel TrenchMOS™ transistor
Logic level FET

PHB11N03LT, PHD11N03LT

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 3.3 \text{ A}$; $t_p = 220 \mu\text{s}$; T_j prior to avalanche = 25°C ; $V_{DD} \leq 15 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 5 \text{ V}$; refer to fig:15	-	25	mJ
I_{AS}	Peak non-repetitive avalanche current		-	10.3	A

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	4.5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	SOT428 and SOT404 package, pcb mounted, minimum footprint	50	-	K/W

ELECTRICAL CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$; $I_D = 0.25 \text{ mA}$	30	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$	26	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}$; $I_D = 5.5 \text{ A}$ $V_{GS} = 5 \text{ V}$; $I_D = 5.5 \text{ A}$	1.0	1.5	2.0	V
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}$; $I_D = 5.5 \text{ A}$	0.5	-	-	V
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 5 \text{ V}$; $V_{DS} = 0 \text{ V}$	$T_j = 175^\circ\text{C}$	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30 \text{ V}$; $V_{GS} = 0 \text{ V}$	-	100	130	$\text{m}\Omega$
			-	120	150	$\text{m}\Omega$
			-	250	315	$\text{m}\Omega$
			-	4	7	S
			-	10	100	nA
			-	0.05	10	μA
			-	-	500	μA
$Q_{g(tot)}$	Total gate charge	$I_D = 10 \text{ A}$; $V_{DD} = 15 \text{ V}$; $V_{GS} = 5 \text{ V}$	-	3.8	-	nC
Q_{gs}	Gate-source charge		-	1.2	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	1.7	-	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}$; $R_D = 2.7 \Omega$	-	6	16	ns
t_r	Turn-on rise time	$R_G = 10 \Omega$; $V_{GS} = 5 \text{ V}$	-	64	80	ns
$t_{d(off)}$	Turn-off delay time	Resistive load	-	20	30	ns
t_f	Turn-off fall time		-	26	40	ns
L_d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}$; $V_{DS} = 25 \text{ V}$; $f = 1 \text{ MHz}$	-	250	330	pF
C_{oss}	Output capacitance		-	55	75	pF
C_{rss}	Feedback capacitance		-	42	55	pF

N-channel TrenchMOS™ transistor
Logic level FET

PHB11N03LT, PHD11N03LT

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	10.3	A
I_{sm}	Pulsed source current (body diode)		-	-	41	A
V_{sd}	Diode forward voltage	$I_F = 10 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.15	1.5	V
t_{rr}	Reverse recovery time	$I_F = 10 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$	-	35	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	55	-	nC

N-channel TrenchMOS™ transistor Logic level FET

PHB11N03LT, PHD11N03LT




Fig. 1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t_p); \text{ parameter } D = t_p/T$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ C} = f(T_{mb}); \text{ conditions: } V_{GS} \geq 5 \text{ V}$




Fig. 5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS})$




Fig. 3. Safe operating area. $T_{mb} = 25^\circ C$
 $I_D \& I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig. 6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(I_D)$

N-channel TrenchMOS™ transistor Logic level FET

PHB11N03LT, PHD11N03LT




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.
 $R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

**N-channel TrenchMOS™ transistor
Logic level FET**

PHB11N03LT, PHD11N03LT




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$




Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j


N-channel TrenchMOS™ transistor Logic level FET

PHB11N03LT, PHD11N03LT

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D2-PAK); 3 leads
(one lead cropped)

SOT404



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D _{max.}	D ₁	E	e	L _p	H _D	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.40 14.80	2.60 2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						-98-12-14- 99-06-25

Fig.16. SOT404 surface mounting package. Centre pin connected to mounting base.

Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- Epoxy meets UL94 V0 at 1/8".

N-channel TrenchMOS™ transistor
Logic level FET

PHB11N03LT, PHD11N03LT

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.17. SOT404 : soldering pattern for surface mounting.

N-channel TrenchMOS™ transistor Logic level FET

PHB11N03LT, PHD11N03LT

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads
(one lead cropped)

SOT428




Fig.18. SOT428 surface mounting package. Centre pin connected to mounting base.

Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- Epoxy meets UL94 V0 at 1/8".

N-channel TrenchMOS™ transistor
Logic level FET

PHB11N03LT, PHD11N03LT

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.19. SOT428 : soldering pattern for surface mounting.

**N-channel TrenchMOS™ transistor
Logic level FET****PHB11N03LT, PHD11N03LT****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1999	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.