

TrenchMOS™ transistor Standard level FET

PHB69N03T

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope suitable for surface mounting using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in DC-DC converters and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	30	V
I_D	Drain current (DC)	69	A
P_{tot}	Total power dissipation	125	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10$ V	14	$\text{m}\Omega$


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	30	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20$ k Ω	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25$ °C	-	69	A
I_D	Drain current (DC)	$T_{mb} = 100$ °C	-	48	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25$ °C	-	240	A
P_{tot}	Total power dissipation	$T_{mb} = 25$ °C	-	125	W
T_{stg}, T_j	Storage & operating temperature	$T_{mb} = 25$ °C	-55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base	-	-	1.2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 board	50	-	K/W

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_c	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k Ω)	-	2	kV

**TrenchMOS™ transistor
Standard level FET**

PHB69N03T

STATIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}; T_j = -55^\circ\text{C}$	30	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA} T_j = 175^\circ\text{C}$	2.0	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = -55^\circ\text{C}$	1.0	-	-	V
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V} T_j = 175^\circ\text{C}$	-	0.05	10	μA
$\pm V_{(\text{BR})\text{GSS}}$	Gate-source breakdown voltage	$I_G = \pm 1 \text{ mA}; T_j = 175^\circ\text{C}$	-	-	500	μA
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A} T_j = 175^\circ\text{C}$	16	-	20	μA
			-	12	14	$\text{m}\Omega$
			-	-	26	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 25 \text{ A}$	9	18	-	S
$Q_{g(\text{tot})}$ Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 69 \text{ A}; V_{DD} = 24 \text{ V}; V_{GS} = 10 \text{ V}$	-	38	-	nC
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1500	2000	pF
$t_{d\text{ on}}$ t_r $t_{d\text{ off}}$ t_f	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 25 \text{ V}; I_D = 25 \text{ A}; V_{GS} = 10 \text{ V}; R_G = 5 \Omega$ Resistive load	-	22	35	ns
t_r			-	30	60	ns
$t_{d\text{ off}}$			-	40	50	ns
t_f			-	25	38	ns
L_d L_d	Internal drain inductance Internal drain inductance	Measured from tab to centre of die Measured from drain lead solder point to centre of die	-	3.5	-	nH
L_s	Internal source inductance	Measured from source lead solder point to source bond pad	-	4.5	-	nH
			-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	69	A
I_{DRM}	Pulsed reverse drain current		-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 69 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95	1.2	V
t_{rr}	Reverse recovery time	$I_F = 69 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = -10 \text{ V}; V_R = 25 \text{ V}$	-	60	-	ns
Q_{rr}	Reverse recovery charge		-	0.1	-	μC

TrenchMOS™ transistor
Standard level FET







PHB69N03T

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 36 \text{ A}$; $V_{DD} \leq 15 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$; $T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	125	mJ







TrenchMOS™ transistor Standard level FET

PHB69N03T



TrenchMOS™ transistor Standard level FET

PHB69N03T



TrenchMOS™ transistor Standard level FET

PHB69N03T




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 69 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS\%} = f(T_{mb})$; conditions: $I_D = 35 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




Fig.17. Switching test circuit.

**TrenchMOS™ transistor
Standard level FET**

PHB69N03T

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.4 g




Fig.18. SOT404 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.19. SOT404 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

**TrenchMOS™ transistor
Standard level FET****PHB69N03T****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1997	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.