

## TrenchMOS™ transistor Standard level FET

PHB125N06T

### GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope suitable for surface mounting. Using 'trench' technology the device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in DC-DC converters and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	55	V
$I_D$	Drain current (DC) <sup>1</sup>	75	A
$P_{tot}$	Total power dissipation	250	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10$ V	8	$\text{m}\Omega$


### PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	55	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20$ k $\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	20	V
$I_D$	Drain current (DC) <sup>1</sup>	$T_{mb} = 25$ °C	-	75	A
$I_D$	Drain current (DC) <sup>1</sup>	$T_{mb} = 100$ °C	-	75	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25$ °C	-	240	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25$ °C	-	250	W
$T_{stg}, T_j$	Storage & operating temperature	$T_{mb} = 25$ °C	-55	175	°C

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_c$	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k $\Omega$ )	-	2	kV

<sup>1</sup> Current limited by package to 75A from a theoretical value of 125A.

**TrenchMOS™ transistor  
Standard level FET**

**PHB125N06T**

**THERMAL RESISTANCES**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$R_{th\ j\cdot mb}$	Thermal resistance junction to mounting base	-	-	0.6	K/W
$R_{th\ j\cdot a}$	Thermal resistance junction to ambient	Minimum footprint, FR4 board	50	-	K/W

**STATIC CHARACTERISTICS**

$T_j = 25^\circ C$  unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V; I_D = 0.25 \text{ mA}; T_j = -55^\circ C$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	50	-	-	V
$I_{DSS}$	Zero gate voltage drain current	$T_j = 175^\circ C$	2	3.0	4.0	V
$I_{GSS}$	Gate source leakage current	$T_j = -55^\circ C$	1	-	-	V
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$T_j = -55^\circ C$	-	-	4.4	V
$\pm V_{(BR)GSS}$	Gate-source breakdown voltage	$T_j = 175^\circ C$	-	0.05	10	$\mu A$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = \pm 10 V; V_{DS} = 0 V$	-	-	500	$\mu A$
$R_{DS(ON)}$	Drain-source on-state resistance	$T_j = 175^\circ C$	-	0.02	1	$\mu A$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_G = \pm 1 \text{ mA}; T_j = 175^\circ C$	-	-	20	$\mu A$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 V; I_D = 25 \text{ A}$	16	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$T_j = 175^\circ C$	-	6.5	8	$m\Omega$
$R_{DS(ON)}$	Drain-source on-state resistance		-	-	17	$m\Omega$

**DYNAMIC CHARACTERISTICS**

$T_{mb} = 25^\circ C$  unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$g_{fs}$	Forward transconductance	$V_{DS} = 25 V; I_D = 25 \text{ A}$	10	45	-	S
$Q_{g(tot)}$	Total gate charge	$I_D = 50 \text{ A}; V_{DD} = 44 V; V_{GS} = 10 V$	-	86	-	nC
$Q_{gs}$	Gate-source charge		-	21	-	nC
$Q_{gd}$	Gate-drain (Miller) charge		-	34	-	nC
$C_{iss}$	Input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 \text{ MHz}$	-	3600	4500	pF
$C_{oss}$	Output capacitance		-	830	1000	pF
$C_{rss}$	Feedback capacitance		-	320	440	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30 V; I_D = 25 \text{ A}; V_{GS} = 10 V; R_G = 10 \Omega$	-	27	40	ns
$t_r$	Turn-on rise time		-	70	105	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	100	140	ns
$t_f$	Turn-off fall time		-	50	70	ns
$L_d$	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
$L_s$	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

TrenchMOS™ transistor  
Standard level FET

PHB125N06T

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current		-	-	75	A
$I_{DRM}$	Pulsed reverse drain current		-	-	240	A
$V_{SD}$	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 75 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85 1.0	1.2 -	V V
$t_{rr}$	Reverse recovery time	$I_F = 75 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	65	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	0.18	-	$\mu\text{C}$

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 75 \text{ A}; V_{DD} \leq 25 \text{ V};$ $V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25^\circ\text{C}$	-	-	500	mJ

## TrenchMOS™ transistor Standard level FET

PHB125N06T




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D/P_{D, 25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.  
 $Z_{th,j-mb} = f(t); \text{ parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D/I_{D, 25^\circ C} = f(T_{mb}); \text{ conditions: } V_{GS} \geq 5 \text{ V}$




Fig.5. Typical output characteristics,  $T_j = 25^\circ C$ .  
 $I_D = f(V_{DS}); \text{ parameter } V_{GS}$




Fig.3. Safe operating area.  $T_{mb} = 25^\circ C$   
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse}; \text{ parameter } t_p$




Fig.6. Typical on-state resistance,  $T_j = 25^\circ C$ .  
 $R_{DS(ON)} = f(I_D); \text{ parameter } V_{GS}$

## TrenchMOS™ transistor Standard level FET

PHB125N06T




Fig.7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25$  V; parameter  $T_j$




Fig.10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1$  mA;  $V_{DS} = V_{GS}$




Fig.8. Typical transconductance,  $T_j = 25$  °C.  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25$  V




Fig.11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25$  °C;  $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 25$  A;  $V_{GS} = 5$  V




Fig.12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0$  V;  $f = 1$  MHz

## TrenchMOS™ transistor Standard level FET

PHB125N06T




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50 \text{ A}$ ; parameter  $V_{DS}$




Fig.15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 75 \text{ A}$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig.16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




Fig.17. Switching test circuit.

**TrenchMOS™ transistor  
Standard level FET**

**PHB125N06T**

## MECHANICAL DATA

*Dimensions in mm*

Net Mass: 1.4 g




Fig.18. SOT404 : centre pin connected to mounting base.

## MOUNTING INSTRUCTIONS

*Dimensions in mm*




Fig.19. SOT404 : soldering pattern for surface mounting.

### Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

**TrenchMOS™ transistor  
Standard level FET****PHB125N06T****DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1997</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.