



PCM3002 PCM3003

16-/20-Bit Single-Ended Analog Input/Output **Sound** STEREO AUDIO CODECs

FEATURES

ullet MONOLITHIC 20-BIT $\Delta\Sigma$ ADC AND DAC

● 16-/20-BIT INPUT/OUTPUT DATA

● SOFTWARE CONTROL: PCM3002

■ HARDWARE CONTROL: PCM3003

STEREO ADC:

Single-Ended Voltage Input

64 X Oversampling High Performance

THD+N: -86dB SNR: 90dB

Dynamic Range: 90dB

STEREO DAC:

Single-Ended Voltage Output Analog Low Pass Filter

8X Oversampling Digital Filter

High Performance THD+N: -86dB SNR: 94dB

Dynamic Range: 94dB

• SPECIAL FEATURES

Digital De-emphasis

Digital Attenuation (256 Steps)

Soft Mute

Digital Loop Back

Power Down: ADC/DAC Independent

SAMPLING RATE: Up to 48kHz

SYSTEM CLOCK: 256f_S, 384f_S, 512f_S

● SINGLE +3V POWER SUPPLY

SMALL PACKAGE: 24-Lead SSOP

DESCRIPTION


The PCM3002 and PCM3003 are low cost single chip stereo audio CODECs (analog-to-digital and digital-to-analog converters) with single-ended analog voltage input and output.

The ADCs and DACs employ delta-sigma modulation with 64X oversampling. The ADCs include a digital decimation filter, and the DACs include an 8X oversampling digital interpolation filter. The DACs also include digital attenuation, de-emphasis, infinite zero detection and soft mute to form a complete subsystem. PCM3002 and PCM3003 operate with left-justified, right-justified, or I²S data formats.

PCM3002 and PCM3003 provide a power-down mode that operates on the ADCs and DACs independently.

Fabricated on a highly advanced 0.6µs CMOS process, PCM3002 and PCM3003 are suitable for a wide variety of cost-sensitive consumer applications where good performance is required.

PCM3002's multi-functions are controlled by software and the PCM3003's functions include de-emphasis, power down, and audio data format selections, which are controlled by hardware.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

All specifications at +25°C, $V_{DD} = V_{CC} = 3.0V$, $f_S = 44.1$ kHz, SYSCLK = 384 f_S , and 16-bit data, unless otherwise noted.

		P			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUT/OUTPUT					
Input Logic					
Input Logic Level: V _{IH} ^(1, 2, 3)		0.7 x V _{DD}			VDC
V _{IL} (1, 2, 3)				0.3 x V _{DD}	VDC
Input Logic Current: I _{IN} ⁽²⁾				±1	μΑ
Input Logic Current: I _{IN} ⁽¹⁾				100	μΑ
Output Logic					
Output Logic Level: V _{OH} ⁽⁵⁾	$I_{OUT} = -1mA$	V _{DD} -0.3			VDC
V _{OL} ⁽⁵⁾	I _{OUT} = +1mA			0.3	VDC
Output Logic Level: V _{OL} ⁽⁴⁾	I _{OUT} = +1mA			0.3	VDC
CLOCK FREQUENCY					
Sampling Frequency (f _S)		32	44.1	48	kHz
System Clock Frequency	256f _S	8.1920	11.2896	12.2880	MHz
	384f _S	12.2880	16.9344	18.4320	MHz
	512f _S	16.3840	22.5792	24.5760	MHz
ADC CHARACTERISTICS					•
RESOLUTION			20		
DC ACCURACY					
Gain Mismatch Channel-to-Channel			±1.0	±3.0	% of FSR
Gain Error			±2.0	±5.0	% of FSR
Gain Drift			±20		ppm of FSR/°C
Bipolar Zero Error	High-Pass Filter Disabled ⁽⁶⁾		±1.7		% of FSR
Bipolar Zero Drift	High-Pass Filter Disabled ⁽⁶⁾		±20		ppm of FSR/°C
DYNAMIC PERFORMANCE(7)					
THD+N: $V_{IN} = -0.5dB$			-86	-80	dB
$V_{IN} = -60dB$			-28		dB
Dynamic Range	A-Weighted	86	90		dB
Signal-to-Noise Ratio	A-Weighted	86	90		dB
Channel Separation		84	88		dB
DIGITAL FILTER PERFORMANCE		1			
Passband				0.454f _S	Hz
Stopband		0.583f _S		10.05	Hz
Passband Ripple		0.5		±0.05	dB
Stopband Attenuation		-65	47.4/5		dB
Delay Time HPF Frequency Response	−3dB	1	17.4/f _S 0.019f _S		sec mHz
ANALOG INPUT	300	+	0.01318		111112
Voltage Range			0.60 V _{CC}		Vn n
Center Voltage		1	0.50 V _{CC}		Vp-p V
Input Impedance		1	30		kΩ
Anti-Aliasing Filter Frequency Response	−3dB	1	150		kHz
- Transition of the Frequency Response	JUD		100		NI IZ

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS

All specifications at +25°C, V_{DD} = V_{CC} = 3.0V, f_S = 44.1kHz, SYSCLK = 384f_S, CLKIO Input, 18-bit data, unless otherwise noted.

		F	CM3002E/3003			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
DAC CHARACTERISTICS						
RESOLUTION			20		Bits	
DC ACCURACY Gain Mismatch Channel-to-Channel Gain Error Gain Drift Bipolar Zero Error Bipolar Zero Drift			±1.0 ±1.0 ±20 ±1.0 ±20	±3 ±5	% of FSR % of FSR ppm of FSR/°C % of FSR ppm of FSR/°C	
DYNAMIC PERFORMANCE ⁽⁸⁾ THD+N: V _{OUT} = 0dB (Full Scale) V _{OUT} = -60dB Dynamic Range Signal-to-Noise Ratio Channel Separation	EIAJ, A-Weighted EIAJ, A-Weighted	88 88 86	-86 -28 94 94 91	-80	dB dB dB dB	
DIGITAL FILTER PERFORMANCE Passband Stopband Passband Ripple Stopband Attenuation Delay Time		0.555f _S -35	11.1/f _S	0.445f _S ±0.17	Hz Hz dB dB sec	
ANALOG OUTPUT Voltage Range Center Voltage Load Impedance LPF Frequency Response	AC-Coupling f = 20kHz	10	0.60 x V _{CC} 0.5 x V _{CC} -0.16		Vp-p VDC kΩ dB	
POWER SUPPLY REQUIREMENTS Voltage Range: V _{CC} , V _{DD} Supply Current: Operation Power-Down Power Dissipation: Operation Power-Down ⁽¹⁰⁾	$-25^{\circ}\text{C to } +85^{\circ}\text{C}$ $0^{\circ}\text{C to } +70^{\circ}\text{C}^{(9)}$ $V_{CC} = V_{DD} = 3.0V$	2.7 2.4	3.0 3.0 18 50 54 150	3.6 3.6 24 72	VDC VDC mA μA mW μW	
TEMPERATURE RANGE Operation Storage Thermal Resistance, $\Theta_{\rm JA}$		25 55	100	+85 +125	°C °C °C,W	

NOTES: (1) Pins 7, 8, 17 and 18: RST, ML, MD, MC for the PCM3002; PDAD, PDDA, DEM1, DEM0 for PCM3003 (Schmitt-Trigger input with 100kΩ typical internal pull-down resistor). (2) Pins 9, 10, 11, 15: SYSCLK, LRCIN, BCKIN, DIN (Schmitt Trigger input). (3) Pin16: 20BIT for PCM3003 (Schmitt-Trigger input, 100kΩ typical internal pull-down resistor). (4) Pin 12: DOUT. (5) Pin 16: ZFLG (open drain output). (6) High Pass Filter for Offset Cancel. (7) f_{IN} = 1kHz, using Audio Precision System II, rms mode with 20kHz LPF, 400Hz HPF used for performance calculation. (8) f_{OUT} = 1kHz, using Audio Precision System II, rms mode with 20kHz LPF, 400Hz HPF used for performance calculation. (9) Applies for voltages between 2.4V to 2.7V for 0°C to +70°C and 256f_S/512f_S operation (384f_S not available). (10) SYSCLK, BCKIN, and LRCIN are stopped.

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
PCM3002E/3003E	24-Lead SSOP	338

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
+V _{DD} , +V _{CC} 1, +V _{CC} 2	+6.5V
Supply Voltage Differences	±0.1V
GND Voltage Differences	±0.1V
Digital Input Voltage	0.3 to V _{DD} + 0.3V
Analog Input Voltage	-0.3 to $V_{CC}1$, $V_{CC}2 + 0.3V$
Power Dissipation	300mW
Input Current	±10mA
Operating Temperature Range	–25°C to +85°C
Storage Temperature	–55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C
(reflow, 10s)	+235°C



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION—PCM3002

Top View			SSOP
	PCM3002	2	
1	V _{CC} 1	V _{CC} 2	24
2	V _{CC} 1	AGND1	23
3	V _{IN} R	AGND2	22
4	V _{REF} L	V_{COM}	21
5	V _{REF} R	$V_{OUT}R$	20
6	V _{IN} L	$V_{\rm OUT}L$	19
7	RST	МС	18
8	ML	MD	17
9	SYSCLK	ZFLG	16
10	LRCIN	DIN	15
11	BCKIN	V_{DD}	14
12	DOUT	DGND	13
			I

PIN CONFIGURATION—PCM3003

Top View				SSOP
			1	
	PCM3003		<u> </u>	
1	V _{cc} 1	$V_{CC}2$	24	
2	V _{CC} 1	AGND1	23	
3	V _{IN} R	AGND2	22	
4	V _{REF} L	V_{COM}	21	
5	V _{REF} R	$V_{\rm OUT}R$	20	
6	V _{IN} L	$V_{OUT}L$	19	
7	PDAD	DEM0	18	
8	PDDA	DEM1	17	
9	SYSCLK	20BIT	16	
10	LRCIN	DIN	15	
11	BCKIN	V_{DD}	14	
12	DOUT	DGND	13	
			_	

PIN ASSIGNMENTS—PCM3002

PIN	NAME	1/0	DESCRIPTION	
1	V _{CC} 1	_	ADC Analog Power Supply	
2	V _{CC} 1	_	ADC Analog Power Supply	
3	$V_{IN}R$	IN	ADC Analog Input, Rch	
4	$V_{REF}L$	_	ADC Reference, Lch	
5	$V_{REF}R$	_	ADC Reference, Rch	
6	$V_{IN}L$	IN	ADC Analog Input, Lch	
7	RST	IN	Reset, Active LOW(1, 2)	
8	ML	IN	Strobe Pulse for Mode Control ^(1, 2)	
9	SYSCLK	IN	System Clock Input ⁽²⁾	
10	LRCIN	IN	Sample Rate Clock Input (f _S) ⁽²⁾	
11	BCKIN	IN	Bit Clock Input ⁽²⁾	
12	DOUT	OUT	Data Output	
13	DGND	_	Digital Ground	
14	V_{DD}	_	Digital Power Supply	
15	DIN	IN	Data Input ⁽²⁾	
16	ZFLG	OUT	Zero Flag Output, Active LOW(3)	
17	MD	IN	Serial Data for Mode Control ^(1, 2)	
18	MC	IN	Bit Clock for Mode Control ^(1, 2)	
19	$V_{OUT}L$	OUT	DAC Analog Output, Lch	
20	$V_{OUT}R$	OUT	DAC Analog Output, Rch	
21	V_{COM}	_	ADC/DAC Common	
22	AGND2	_	DAC Analog Ground	
23	AGND1	_	ADC Analog Ground	
24	V _{CC} 2	_	DAC Analog Power Supply	

NOTES: (1) With $100 k\Omega$ typical internal pull-down resistor. (2) Schmitt-Trigger input. (3) Open drain output.


PIN ASSIGNMENTS—PCM3003


PIN	NAME	1/0	DESCRIPTION	
1	V _{CC} 1	_	ADC Analog Power Supply	
2	V _{CC} 1	_	ADC Analog Power Supply	
3	$V_{IN}R$	IN	ADC Analog Input, Rch	
4	$V_{REF}L$	_	ADC Reference, Lch	
5	$V_{REF}R$	_	ADC Reference, Rch	
6	$V_{IN}L$	IN	ADC Analog Input, Lch	
7	PDAD	IN	ADC Power Down, Active LOW(1, 2)	
8	PDDA	IN	DAC Power Down, Active LOW ^(1, 2)	
9	SYSCLK	IN	System Clock Input ⁽²⁾	
10	LRCIN	IN	Sample Rate Clock Input (f _S) ⁽²⁾	
11	BCKIN	IN	Bit Clock Input ⁽²⁾	
12	DOUT	OUT	Data Output	
13	DGND	_	Digital Ground	
14	V_{DD}	_	Digital Power Supply	
15	DIN	IN	Data Input	
16	20BIT	IN	20-Bit Format Select ^(1, 2)	
17	DEM1	IN	De-emphasis Control ^(1, 2)	
18	DEM0	IN	De-emphasis Control 0 ^(1, 2)	
19	$V_{OUT}L$	OUT	DAC Analog Output, Lch	
20	$V_{OUT}R$	OUT	DAC Analog Output, Rch	
21	V_{COM}	-	ADC/DAC Common	
22	AGND2	_	DAC Analog Ground	
23	AGND1	_	ADC Analog Ground	
24	V _{CC} 2	_	DAC Analog Power Supply	


NOTE: (1) With 100k $\!\Omega$ typical internal pull-down resistor. (2) Schmitt-Trigger input.


TYPICAL PERFORMANCE CURVES ADC SECTION


At $T_A = +25$ °C, $V_{CC} = V_{DD} = 3.0$ V, $f_S = 44.1$ kHz, $f_{SYSCLK} = 384f_S$, and $F_{SIGNAL} = 1$ kHz, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES DAC SECTION


At T_A = +25°C, V_{CC} = V_{DD} = 3.0V, f_S = 44.1kHz, f_{SYSCLK} = 384 f_S , and F_{SIGNAL} = 1kHz, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES Output Spectrum


At T_A = +25°C, V_{CC} = V_{DD} = 3.0V, f_S = 44.1kHz, f_{SYSCLK} = 384 f_S , and F_{SIGNAL} = 1kHz, unless otherwise noted.

















TYPICAL PERFORMANCE CURVES Supply Current

At $T_A = +25^{\circ}C$, $V_{CC} = V_{DD} = 3.0V$, $f_S = 44.1kHz$, $f_{SYSCLK} = 384f_S$, DIN = BPZ, and $V_{IN} = BPZ$, unless otherwise noted.










TYPICAL PERFORMANCE CURVES


At $T_A = +25$ °C, $V_{CC} = V_{DD} = 3.0$ V, $f_S = 44.1$ kHz, and $f_{SYSCLK} = 384f_S$, unless otherwise noted.


ADC DIGITAL FILTER
















TYPICAL PERFORMANCE CURVES

At $T_A = +25$ °C, $V_{CC} = V_{DD} = 3.0$ V, $f_S = 44.1$ kHz, and $f_{SYSCLK} = 384f_S$, unless otherwise noted.

ANTI-ALIASING FILTER








TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_{CC} = V_{DD} = 3.0V, f_S = 44.1kHz, and f_{SYSCLK} = 384 f_S , unless otherwise noted.


DAC DIGITAL FILTER



























BLOCK DIAGRAM






FIGURE 1. Analog Front-End (Single-Channel).

PCM AUDIO INTERFACE

The four-wire digital audio interface for PCM3002/3003 is comprised of: LRCIN (pin 10), BCKIN (pin 11), DIN (pin 15), and DOUT (pin 12). PCM3002/3003 can operate with four different data formats. The PCM3002 may be used with any of the four input/output data formats (Formats 0 - 3), while the PCM3003 may only be used with selected input/output formats (Formats 0 - 1). For PCM3002, these formats

are selected through PROGRAM REGISTER 3 in the software mode. For the PCM3003, data formats are selected by 20BIT (pin 16). Figures 2, 3 and 4 illustrate audio data input/output format and timing.

PCM3002/3003 can accept 32-, 48-, or 64-bit clocks (BCKIN) in one clock of LRCIN. Only 16-bit data formats can be selected when 32-bit clocks/LRCIN are applied.




FIGURE 2. Audio Data Input/Output Format.




FIGURE 3. Audio Data Input/Output Format.




FIGURE 4. Audio Data Input/Output Timing.

SYSTEM CLOCK

The system clock for PCM3002/3003 must be either $256f_S$, $384f_S$ or $512f_S$, where f_S is the audio sampling frequency. The system clock should be provided to SYSCLK (pin 9).

PCM3002/3003 also has a system clock detection circuit which automatically senses if the system clock is operating at $256f_{\rm S}$, $384f_{\rm S}$, or $512f_{\rm S}$. When $384f_{\rm S}$ or $512f_{\rm S}$ system clock is used, the clock is divded into $256f_{\rm S}$ automatically. The $256f_{\rm S}$ clock is used to operate the digital filter and the delta-sigma modulator.

Table I lists the relationship of typical sampling frequencies and system clock frequencies and Figure 5 illustrates the system clock timing.

SAMPLING RATE FREQUENCY (kHz)	SYSTEM	CLOCK FRE (MHz)	QUENCY
	256f _S	384f _S	512f _S
32	8.1920	12.2880	16.3840
44.1	11.2896	16.9340	22.5792
48	12.2880	18.4320	24.5760

TABLE I. System Clock Frequencies.

RESET

PCM3002/3003 has an internal Power-On Reset circuit, as well as an external forced reset. The internal Power-On Reset initializes (resets) when the supply voltage $V_{DD} > 2.0 V$ (typ). External forced reset occurs when RST = LOW for PCM3002, or both, $\overline{PDAD} = LOW$ and $\overline{PDDA} = LOW$ for PCM3003. During V_{CC} < 2.2V and/or internal initialize state (1024) system clocks count after V_{CC}>2.2V) for Power-On Reset or during reset signal is forced to device or internal initialize state (1024 system clocks count after PDAD = HIGH or PDDA = HIGH) for external reset, the outputs of the DAC are invalid and forced to GND. The analog outputs are then forced to 0.5V_{CC} during t_{DACDLY1} (16384/f_S) after reset removal. The outputs of ADC are also invalid, the digital outputs are forced to all zero during $t_{ADCDLY1}$ (18432/ f_S) after reset removal. Figures 6 and 7 illustrate the Power-On reset timing, external reset timing and ADC, DAC output response for Reset and Power-Down ON/OFF.




FIGURE 5. System Clock Timing.




FIGURE 6. Internal Power-On Reset Timing.




FIGURE 7. External Forced Reset Timing.



SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM

PCM3002/3003 operates with LRCIN synchronized to the system clock. PCM3002/3003 does not require any specific phase relationship between LRCIN and the system clock, but there must be synchronization. If the synchronization between the system clock and LRCIN changes more than 6 bit clocks (BCKIN) during one sample (LRCIN) period because of phase jitter on LRCIN, internal operation of the DAC will stop within $1/f_{\rm S}$, and the analog output will be forced to bipolar zero (0.5V_{CC}) until the system clock is re-synchronized to LRCIN followed by $t_{\rm DACDLY2}$ delay time. Internal operation of the ADC will also stop within $1/f_{\rm S}$, and the digital output codes will be set to bipolar zero until re-

synchronization occurs followed by $t_{\rm ADCDLY2}$ delay time. If LRCIN is synchronized with 5 or less bit clocks to the system clock, operation will be normal. Figures 8 and 9 illustrate the effects on the output when synchronization is lost. Before the outputs are forced to bipolar zero (<1/f_S seconds), the outputs are not defined and some noise may occur. During the transitions between normal data and undefined states, the output has discontinuities, which will cause output noise.

ZERO FLAG OUTPUT: PCM3002 ONLY

Pin 16 is an open-drain output for infinite zero detection flag on the PCM3002 only. When input data is continuously zero for 65,536 BCKIN cycles, ZFLG is LOW, otherwise, ZFLG is in a high-impedance state.




FIGURE 8. DAC Output and ADC Output for Reset and Power Down.




FIGURE 9. DAC Output and ADC Output for Loss of Synchronization.




FIGURE 10. Control Data Input Format.




FIGURE 11. Control Data Input Timing.

FUNCTION	ADC/DAC	PCM3002	PCM3002
Audio Data Format	ADC/DAC	4 Selectable Formats	2 Selectable Formats
LRCIN Polarity	ADC/DAC	0	X
Loop-Back Control	ADC/DAC	0	X
Left Channel Attenuation	DAC	0	X
Right Channel Attenuation	DAC	0	X
Attenuation Control	DAC	0	X
Infinite Zero Detection	DAC	0	X
DAC Output Control	DAC	0	X
Soft Mute Control	DAC	0	X
De-Emphasis (OFF, 32kHz, 44.1kHz, 48kHz)	DAC	0	0
ADC Power-Down Control	ADC	0	0
DAC Power-Down Control	DAC	0	0
High Pass Filter Operation	ADC	0	X

TABLE II. Selectable Functions.

OPERATIONAL CONTROL

PCM3002 can be controlled in a software mode with a three-wire serial interface on MC (pin 18), MD (pin 19), and ML (pin 8). Table II indicates selectable functions, and

Figure 10 illustrates control data input format and timing. PCM3003 only allows for control of 16-/20-bit data format, digital de-emphasis, and Power-Down Control by hardware pins.



MAPPING OF PROGRAM REGISTERS

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
REGISTER 0	res	res	res	res	res	A1	A0	LDL	AL7	AL6	AL5	AL4	AL3	AL2	AL1	AL0
-																
REGISTER 1	res	res	res	res	res	A1	A0	LDR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
REGISTER 2	res	res	res	res	res	A1	A0	PDAD	BYPS	PDDA	ATC	IZD	OUT	DEM1	DEM0	MUT
REGISTER 3	res	res	res	res	res	A1	A0	res	res	res	LOP	res	FMT1	FMT0	LRP	res

SOFTWARE CONTROL (PCM3002)

PCM3002's special functions are controlled using four program registers which are 16 bits long. There are four distinct registers, with bits 9 and 10 determining which register is in use. Table III describes the functions of the four registers.

REGISTER NAME	BIT NAME	DESCRIPTION
Register 0	A (1:0) res LDL AL (7:0)	Register Address "00" Reserved, should be set to "0" DAC Attenuation Data Load Control for Lch Attenuation Data for Lch
Register 1	A (1:0) res LDR AR (7:0)	Register Address "01" Reserved, should be set to "0" DAC Attenuation Data Load Control for Rch DAC Attenuation for Rch
Register 2	A (1:0) res PDAD PDDA BYPS ATC IZD OUT DEM (1:0) MUT	Register Address "10" Reserved, should be set to "0" ADC Power-Down Control DAC Power-Down Control ADC High-Pass Filter Operation Control DAC Attenuation Data Mode Control DAC Infinite Zero Detection Circuit Control DAC Output Enable Control DAC De-emphasis Control Lch and Rch Soft Mute Control
Register 3	A (1:0) res LOP FMT (1:0) LRP	Register Address "11" Reserved, should be set to "0" ADC/DAC Analog Loop-Back Control ADC/DAC Audio Data Format Selection ADC/DAC Polarity of LR-clock Selection

TABLE III. Functions of the Registers.

PROGRAM REGISTER 0

A (1:0): Bit 10, 9 Register Address

These bits define the address for REGISTER 0:

A1	A0	
0	0	Register 0

res: Bit 11:15 Reserved

These bits are reserved and should be set to "0".

LDL: Bit 8 DAC Attenuation Data Load Control for Left Channel

This bit is used to simultaneously set analog outputs of the left and right channels. The output level is controlled by AL (7:0) attenuation data when this bit is set to "1". When set to "0", the

new attenuation data will be ignored, and the output level will remain at the previous attenuation level. The LDR bit in REGISTER 1 has the equivalent function as LDL. When either LDL or LDR is set to "1", the output level of the left and right channels are simultaneously controlled.

AL (7:0): Bit 7:0 DAC Attenuation Data for Left Channel AL7 and AL0 are MSB and LSB, respectively. The attenuation level (ATT) is given by:

 $ATT = 20 \times \log_{10} (ATT \frac{data}{255}) (dB)$

AL (7:0)	ATTENUATION LEVEL
00h	–∞dB (Mute)
01h	-48.16dB
:	:
FEh	−0.07dB
FFh	0dB

PROGRAM REGISTER 1

A (1:0): Register Address

These bits define the address for REGISTER 1:

A1	Α0	
0	1	Register 1

res: Bit 15:11 Reserved

These bits are reserved and should be set to "0"

LDR: Bit 8 DAC Attenuation Data Load Control for Right Channel

This bit is used to simultaneously set analog outputs of the left and right channels. The output level is controlled by AL (7:0) attenuation data when this bit is set to "1". When set to "0", the new attenuation data will be ignored, and the output level will remain at the previous attenuation level. The LDL bit in REGISTER 0 has the equivalent function as LDR. When either LDL or LDR is set to "1", the output level of the left and right channels are simultaneously controlled.

AR (7:0): Bit 7:0 DAC Attenuation Data for Left Channel

AR7 and AR0 are MSB and LSB respectively. See REGISTER 0 for the attenuation formula.

PROGRAM REGISTER 2

A (1:0): Bit 10, 9 Register Address

These bits define the address for REGISTER 2:

A1	A0	
1	0	Register 2

res:

Bit 15:11, 6 Reserved

These bits are reserved and should be set to "0".

PDAD: E

Bit 8 ADC Power-Down Control

This bit places the ADC section in the lowest power consumption mode. The ADC operation is stopped by cutting the supply current to the ADC section, and DOUT is fixed to zero during ADC Power-down mode enable. Figure 8 illustrates the ADC DOUT response for ADC power-down ON/OFF. This does not affect the DAC operation.

PDAD	DAC POWER-DOWN	
0	Power Down Mode Disabled	
1	Power Down Mode Enabled	

BYPS:

Bit 7 ADC High-Pass Filter Bypass Control

This bit determines enables or disables the highpass filter for the ADC.

BYPS	
0	High-Pass Filter Enabled
1	High-Pass Filter Disabled (bypassed)

PDDA:

Bit 6 DAC Power-Down Control

This bit places the DAC section in the lowest power consumption mode. The DAC operation is stopped by cutting the supply current to the DAC section and V_{OUT} is fixed to GND during DAC Power-Down Mode enable. Figure 8 illustrates the DAC V_{OUT} response for DAC Power-Down ON/OFF. This does not affect the ADC operation.

PDDA	
0	Power-Down Mode Disabled
1	Power-Down Mode Enabled

ATC:

Bit 5 DAC Attenuation Channel Control

When set to "1", the REGISTER 0 attenuation data can be used for both DAC channels. In this case, the REGISTER 1 attenuation data is ignored.

ATC	
0	Individual Channel Attenuation Data Control
1	Common Channel Attenuation Data Control

IZD: Bit 4

DAC Infinite Zero Detection Circuit Control

This bit enables the Infinite Zero Detection Circuit in PCM3002. When enabled, this circuit will disconnect the analog output amplifier from the delta-sigma DAC when the input is continuously zero for 65,536 consecutive cycles of BCKIN.

IZD	
0	Infinite Zero Detection Disabled
1	Infinite Zero Detection Enabled

OUT:

Bit 3 DA

DAC Output Enable Control

When set to "1", the outputs are forced to $V_{\rm CC}/2$ (bipolar zero). In this case, all registers in PCM3002 hold the present data. Therefore, when set to "0", the outputs return to the previous programmed state.

OUT	
0	DAC Outputs Enabled (normal operation)
1	DAC Outputs Disabled (forced to BPZ)

DEM (1:0):Bit 2,1

DAC De-emphasis Control

These bits select the de-emphasis mode as shown below:

DEM1	DEM0	
0	0	De-emphasis 44.1kHz ON
0	1	De-emphasis OFF
1	0	De-emphasis 48kHz ON
1	1	De-emphasis 32kHz ON

MUT:

Bit 0

DAC Soft Mute Control

When set to "1", both left and right-channel DAC outputs are muted at the same time. This muting is done by attenuating the data in the digital filter, so there is no audible click noise when soft mute is turned on.

MUT	
0	Mute Disable
1	Mute Enable

PROGRAM REGISTER 3

A (1:0): Bit 10:9

Bit 10:9 Register Address

These bits define the address for REGISTER 3:

A 1	A0	
1	1	Register 3

res:

Bit 15:11, 8:6, 4:0 Reserved

These bits are reserved, and should be set to "0".

LOP: Bit 5 ADC to DAC Loop-Back Control

When this bit is set to "1", the ADC's audio data is sent directly to the DAC. The data format will default to I²S. In Format 3 (I²S Frame), Loopback is not supported.

LOP	
0	Loop-back Disable
1	Loop-back Enable

FMT (1,0) Bit 3:2 Audio Data Format Select

These bits determine the input and output audio data formats.

FMT1	FMT0	DAC Data Format	ADC Data Format	NAME
0	0	16-bit, MSB-first, Right-justified	16-bit, MSB-first, Left-justified	Format 0
0	1	20-bit, MSB-first, Right-justified	20-bit, MSB-first, Left-justified	Format 1
1	0	20-bit, MSB-first, Left-justified	20-bit, MSB-first, Left-justified	Format 2
1	1	20-bit, MSB-first, I ² S	20-bit, MSB-first, I ² S	Format 3

LRP: Bit 1 ADC and DAC Polarity of LR-clock Selection. Applies only to Formats 0 through 2.

LRP	
0	Left-channel is "H", Right-channel is "L".
1	Left-channel is "L", Right-channel is "H".




FIGURE 12. Typical Connection Diagram for PCM3002/3003.

PCM3003 DATA FORMAT CONTROL

PCM3003 has hardwire functional control using PDAD (pin 7) and PDDA (pin 8) for Power-Down Control, DEM0 (pin 18) and DEM1 (pin 17) for de-emphasis and 20BIT (pin 16) for 16-/20-bit format selection.

Power-Down Control (Pin 7 and Pin 8)

Both the ADC's and DAC's Power-Down Control pins place the ADC or DAC section in the lowest power consumption mode. The ADC/DAC operation is stopped by cutting the supply current to the ADC/DAC section. DOUT is fixed to zero during ADC Power-Down Mode enable and V_{OUT} is fixed to GND during DAC Power-Down Mode enable. Figure 7 illustrates the ADC and DAC output response for Power-Down ON/OFF. This does not affect the ADC or DAC operation.

PDAD	PDDA	POWER DOWN
Low	Low	Reset (ADC/DAC Power-Down Enable)
Low	High	ADC Power-Down/DAC Operate
High	Low	ADC Operate/DAC Power-Down
High	High	ADC and DAC Normal Operation

De-Emphasis Control (Pin 17 and Pin 18)

DEM0 (pin 18) and DEM1 (pin 17) are used as de-emphasis control pins.

DEM1	DEM0	DE-EMPHASIS
Low	Low	De-Emphasis Enable at 44.1kHz
Low	High	De-Emphasis Disable
High	Low	De-Emphasis Enable at 48kHz
High	High	De-Emphasis Enable at 32kHz

20BIT Audio Data Selection (Pin 16)

20BIT	FORMAT
Low	ADC: 16-bit MSB-first, Left-justified
	DAC: 16-bit MSB-first, Right-justified
High	ADC: 20-bit MSB-first, Left-justified
	DAC: 20-bit MSB-first, Right-justified

APPLICATION AND LAYOUT CONSIDERATIONS

POWER SUPPLY BYPASSING

The digital and analog power supply lines to PCM3002/3003 should be bypassed to the corresponding ground pins with both $0.1\mu F$ ceramic and $10\mu F$ tantalum capacitors as close to the device pins as possible. Although PCM3002/3003 has three power supply lines to optimize dynamic performance, the use of one common power supply is generally recommended to avoid unexpected latch-up or pop noise due to power supply sequencing problems. If separate power supplies are used, back-to-back diodes are recommended to avoid latch-up problems.

GROUNDING

In order to optimize the dynamic performance of PCM3002/3003, the analog and digital grounds are not connected internally. The PCM3002/3003 performance is optimized with a single ground plane for all returns. It is recommended to tie all PCM3002/3003 ground pins with low impedance connections to the analog ground plane. PCM3002/3003 should reside entirely over this plane to avoid coupling high frequency digital switching noise into the analog ground plane.

VOLTAGE INPUT PINS

A tantalum capacitor, between $1\mu F$ and $10\mu F$, is recommended as an AC-coupling capacitor at the inputs. Combined with the $30k\Omega$ characteristic input impedance, a $1.0\mu F$ coupling capacitor will establish a 5.3Hz cut-off frequency for blocking DC. The input voltage range can be increased by adding a series resistor on the analog input line. This series resistor, when combined with the $30k\Omega$ input impedance, creates a voltage divider and enables larger input ranges.

VREE INPUTS

A 4.7 μ F to 10 μ F tantalum capacitor is recommended between $V_{REF}L$, $V_{REF}R$, and AGND1 to ensure low source impedance for the ADC's references. These capacitors should be located as close as possible to the reference pins to reduce dynamic errors on the ADC reference.

VCOM INPUTS

A 4.7 μ F to 10 μ F tantalum capacitor is recommended between V_{COM} and AGND1 to ensure low source impedance of the ADC and DAC common voltage. This capacitor should be located as close as possible to the V_{COM} pin to reduce dynamic errors on the DAC common.

SYSTEM CLOCK

The quality of the system clock can influence dynamic performance of both the ADC and DAC in the PCM3002/3003. The duty cycle and jitter at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCKIN) and a word clock (LCRIN) should also be supplied simultaneously. Failure to supply the audio clocks will result in a power dissipation increase of up to three times normal dissipation and may degrade long term reliability if the maximum power dissipation limit is exceeded.

RST CONTROL

If the capacitance between V_{REF} and V_{COM} exceeds 2.2 μ F, an external reset control delay time circuit must be used.



EXTERNAL MUTE CONTROL

For Power-Down ON/OFF control without click noise which is generated by DAC output DC level change, the External Mute control is general required. The control sequence, which is External Mute ON, CODEC Power-Down ON, SYSCLK stop and resume if necessary, CODEC Power-down OFF, and External Mute OFF is recommended. Note that if SYSCLK is stopped when Power-Down condition for the PCM3002, all internal mode is initialized and need to rewrite mode register value.

THEORY OF OPERATION

ADC SECTION

The PCM3002/3003 ADC consists of two reference circuits, a stereo single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high pass), and a serial interface circuit. The Block Diagram in this data sheet illustrates the architecture of the ADC section, Figure 1 shows the single-to-differential converter, and Figure 14 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions.

An internal reference circuit with three external capacitors provides all reference voltages which are required by the ADC, which defines the full scale range for the converter. The internal single-to-differential voltage converter saves the design, space and extra parts needed for external circuitry required by many delta-sigma converters. The internal full-differential signal processing architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal is sampled at 64X

oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying anti-alias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator and a feedback loop consisting of a one-bit DAC. The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The $64f_S$ one-bit data stream from the modulator is converted to $1f_S$ 18-bit data words by the decimation filter, which also acts as a low pass filter to remove the shaped quantization noise. The DC components are removed by a high pass filter function contained within the decimation filter.

THEORY OF OPERATION

DAC SECTION

The delta-sigma DAC section of PCM3002/3003 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level delta-sigma format. A block diagram of the 5-level delta-sigma modulator is shown in Figure 14. This 5-level delta-sigma modulator has the advantage of stability and clock jitter sensitivity over the typical one-bit (2 level) delta-sigma modulator. The combined oversampling rate of the delta-sigma modulator and the internal 8X interpolation filter is 64f_S for a 256f_Ssystem clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 15.




FIGURE 13. Simplified 5th-Order Delta-Sigma Modulator.




FIGURE 14. 5-Level Delta-Sigma Modulator Block Diagram.




FIGURE 15. Quantization Noise Spectrum.

