INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC01 September 1991



HILIPS

PCF8591

8-bit A/D and D/A converter

FEATURES

- Single power supply
- Operating supply voltage 2,5 V to 6 V
- · Low standby current
- Serial input/output via I²C bus
- Address by 3 hardware address pins
- Sampling rate given by I²C bus speed
- 4 analogue inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analogue voltage range from V_{SS} to V_{DD}
- · On-chip track and hold circuit
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analogue output.

APPLICATIONS

Closed loop control systems; low power converter for remote data acquisition; battery operated equipment; acquisition of analogue values in automotive, audio and TV applications.

PACKAGE OUTLINES

PCF8591P:16-lead DIL; plastic (SOT38); SOT38-1; 1996 August 28.

PCF8591T:16-lead mini-pack; plastic (SO16L; SOT162A); SOT162-1; 1996 August 28.



GENERAL DESCRIPTION

The PCF8591 is a single chip, single supply low power 8-bit CMOS data acquisition device with four analogue inputs, one analogue output and a serial I²C bus interface. Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the I²C bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional bus (I²C).

The functions of the device include analogue input multiplexing, on-chip track and hold function, 8-bit analogue-to-digital conversion and an 8-bit digital-to-analogue conversion. The maximum conversion rate is given by the maximum speed of the I²C bus.

PCF8591

8-bit A/D and D/A converter



PCF8591

PINNING

-	
1. AINO	-
2. AIN1 analogue inputs	
3. AIN2 (A/D converter)	
4. AIN3 AIN0 1	
5. A0 AIN1 2	
6. A1 hardware address	
7. A2	
8. V _{SS} negative supply voltage AIN3 4	
9. SDA I ² C bus data input/output A0 5	
10. SCL I ² C bus clock input/output A1 6	ł
11. OSC oscillator input/output A2 7	
12. EXT external/internal switch for oscillator vss 👔	
13. AGND analogue ground	
14. V _{REF} voltage reference input	
15. AOUT analogue output (D/A converter) Fig.2	F
16. V _{DD} positive supply voltage	

PCF8591

FUNCTIONAL DESCRIPTION

Addressing

Each PCF8591 device in an I²C bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the I²C bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figs 3, 11 and 12).



Control byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.

The upper nibble of the control register is used for enabling the analogue output, and for programming the analogue inputs as single-ended or differential inputs. The lower nibble selects one of the analogue input channels defined by the upper nibble (see Fig.4). If the auto-increment flag is set the channel number is incremented automatically after each A/D conversion.

If the auto-increment mode is desired in applications where the internal oscillator is used, the analogue output enable flag in the control byte (bit 6) should be set. This allows the internal oscillator to run continuously, thereby preventing conversion errors resulting from oscillator start-up delay. The analogue output enable flag may be reset at other times to reduce quiescent power consumption.

The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0. The most significant bits of both nibbles are reserved for future functions and have to be set to 0. After a power-on reset condition all bits of the control register are reset to 0. The D/A converter and the oscillator are disabled for power saving. The analogue output is switched to a high impedance state.



PCF8591

D/A conversion

The third byte sent to a PCF8591 device is stored in the DAC data register and is converted to the corresponding analogue voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to the external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig.5).

The analogue output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analogue output enable flag of the control register. In the active state the output voltage is held until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analogue output AOUT is given by the formula shown in Fig.6. The waveforms of a D/A conversion sequence are shown in Fig.7.







PCF8591

A/D conversion

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high gain comparator are used temporarily during an A/D conversion cycle.

An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the acknowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig.8).

Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8-bit binary code. Samples picked up from differential inputs are converted to an 8-bit two's complement code (see Figs 9 and 10). The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a power-on reset condition the first byte read is a hexadecimal 80. The protocol of an I²C bus read cycle is shown in Figs 11 and 12.

The maximum A/D conversion rate is given by the actual speed of the I²C bus.







Preliminary specification

PCF8591

Reference voltage

For the D/A and A/D conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins V_{REF} and AGND). The AGND pin has to be connected to the system analogue ground and may have a d.c. off-set with reference to V_{SS} .

A low frequency may be applied to the V_{REF} and AGND pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Application Information and Fig.6.

The A/D converter may also be used as a one or two quadrant analogue divider. The analogue input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to V_{SS}. At the OSC pin the oscillator frequency is available.

If the EXT pin is connected to V_{DD} the oscillator output OSC is switched to a high impedance state allowing the user to feed an external clock signal to OSC.

Bus protocol

After a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition (P) and the acknowledge bit (A) refer to the I²C bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.





PCF8591

CHARACTERISTICS OF THE I²C BUS

The I²C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transfered during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.



Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).



PCF8591

Preliminary specification

System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".



Acknowledge.

The number of data bytes transfered between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



PCF8591

DEVELOPMENT DATA

Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
SCL clock frequency	f _{SCL}	-	-	100	kHz
Tolerable spike width on bus	t _{SW}	_	-	100	ns
Bus free time	t _{BUF}	4,7	-	-	μs
Start condition set-up time	t _{SU; STA}	4,7	-	-	μs
Start condition hold time	t _{HD; STA}	4,0	-	-	μs
SCL LOW time	t _{LOW}	4,7	-	_	μs
SCL HIGH time	t _{HIGH}	4,0	-	_	μs
SCL and SDA rise time	t _R	_	-	1,0	μs
SCL and SDA fall time	t _F	-	-	0,3	μs
Data set-up time	t _{SU; DAT}	250	-	_	ns
Data hold time	t _{HD; DAT}	0	-	_	ns
SCL LOW to data out valid	t _{VD; DAT}	-	-	3,4	μs
Stop condition set-up time	t _{SU; STO}	4,0	-	-	μs



PCF8591

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	V _{DD}		–0,5 to +8,0	V
Voltage on any pin	VI		–0,5 to V _{DD} +0,5	V
Input current d.c.	I _I	max.	10	mA
Output current d.c.	Ι _Ο	max.	20	mA
V _{DD} or V _{SS} current	I _{DD} , I _{SS}	max.	50	mA
Power dissipation per package	P _{tot}	max.	300	mW
Power dissipation per output	Р	max.	100	mW
Storage temperature range	T _{stg}		–65 to +150	°C
Operating ambient				
temperature range	T _{amb}		–40 to +85	°C

Note:

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

CHARACTERISTICS

 V_{DD} = 2,5 V to 6 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply						
Supply voltage	operating	V _{DD}	2,5	-	6,0	V
Supply current	standby					
	$V_I = V_{SS} \text{ or } V_{DD};$					
	no load	I _{DD0}	_	1	15	μA
Supply current	operating; AOUT off;					
	f _{SCL} = 100 kHz	I _{DD1}	-	125	250	μA
Supply current	AOUT active;					
	f _{SCL} = 100 kHz	I _{DD2}	-	0,45	1,0	mA
Power-on reset level	note 1	V _{POR}	0,8	-	2,0	V
Digital inputs/output	SCL, SDA, A0, A1, A2					
Input voltage	LOW	VIL	0	_	$0,3 \times V_{DD}$	V
Input voltage	HIGH	VIH	$0,7 \times V_{DD}$	-	V _{DD}	V
Leakage current						
A0-A2	$V_I = V_{SS}$ to V_{DD}	IL	-	-	250	nA
Input capacitance		CI	-	-	5	pF
Leakage current						
SCL, SDA	$V_I = V_{SS}$ to V_{DD}	IL	-	-	1	μA
SDA output current	LOW at V _{OL} = 0,4 V	I _{OL}	3,0	-	_	mA

PCF8591

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Reference voltage inputs						
Voltage range ⁽¹⁾	V _{REF} > V _{AGND}	V _{REF}	V _{SS} +1,6	_	V _{DD}	V
Voltage range ⁽¹⁾	V _{REF} > V _{AGND}	V _{AGND}	V _{SS}	-	V _{DD} -0,8	V
Input current	leakage	II.	-	-	250	nA
Input resistance	V _{REF} to AGND	R _{REF}	_	100	_	kΩ
Oscillator	OSC, EXT					
Input current	leakage	II.	_	_	250	nA
Oscillator frequency		f _{OSC}	0,75	_	1,25	MHz

Note

1. A further extension of the range is possible, if the following conditions are fulfilled:

$$\frac{V_{REF} + V_{AGND}}{2} \ge 0,8V$$
 and $V_{DD} - \frac{V_{REF} + V_{AGND}}{2} \ge 0,4V.$

D/A CHARACTERISTICS

 V_{DD} = 5,0 V; V_{SS} = 0 V; V_{REF} = 5,0 V; V_{AGND} = 0 V; R_{load} = 10 kΩ; C_{load} = 100 pF; T_{amb} = -40 °C to +85 °C unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Analogue output						
Output voltage range	no resistive load	V _{OA}	V _{SS}	_	V _{DD}	V
Output voltage range	$R_{load} = 10 \ k\Omega$	V _{OA}	V _{SS}	-	$0,9 \times V_{DD}$	V
Output current	leakage;					
	AOUT disabled	ILO	-	-	250	nA
Accuracy						
Offset error	T _{amb} = 25 °C	OSe	_	-	50	mV
Linearity error		L _e	_	-	±1,5	LSB
Gain error	no resistive load	G _e	_	-	1	%
Settling time	to ¹ / ₂ LSB full					
	scale step	t _{DAC}	-	-	90	μs
Conversion rate		f _{DAC}	_	-	11,1	kHz
Supply noise rejection	at f = 100 Hz;					
	$V_{DD} = 0,1 V_{pp}$	SNRR	-	40	_	dB

PCF8591

A/D CHARACTERISTICS

 $V_{DD} = 5,0 \text{ V}; \text{ } V_{SS} = 0 \text{ V}; \text{ } V_{REF} = 5,0 \text{ V}; \text{ } V_{AGND} = 0 \text{ V}; \text{ } \text{ } \text{R}_{source} = 10 \text{ } \text{k}\Omega; \text{ } \text{T}_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C} \text{ unless otherwise specified}$

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Analogue inputs						
Input voltage range		VIA	V _{SS}	_	V _{DD}	V
Input current	leakage	I _{IA}	-	_	100	nA
Input capacitance		CIA	-	10	_	pF
Input capacitance	differential	C _{ID}	-	10	_	pF
Single-ended voltage	measuring range	VIS	V _{AGND}	_	V _{REF}	V
Differential voltage	measuring range;					
	$V_{FS} = V_{REF}$					
	– V _{AGND}	V _{ID}	-V _{FS}	_	+V _{FS}	V
			$\frac{-V_{FS}}{2}$		$\frac{+V_{FS}}{2}$	
Accuracy						
Offset error	T _{amb} = 25 °C	OSe	_	_	20	mV
Linearity error		L _e	_	_	±1,5	LSB
Gain error		G _e	_	_	1	%
Gain error	small-signal;					
	$\Delta V_{IN} = 16 LSB$	GS _e	-	-	5	%
Rejection ratio	common-mode	CMRR	-	60	-	dB
Supply noise rejection	at f = 100 Hz;					
	$V_{DDN} = 0, 1 \times V_{PP}$	SNRR	-	40	-	dB
Conversion time		t _{ADC}	-	-	90	μs
Sampling/conversion rate		f _{ADC}	-	_	11,1	kHz

Note

1. The power on reset circuit resets the I^2C bus logic when V_{DD} is less than $V_{POR}.$





PCF8591

APPLICATION INFORMATION

Inputs must be connected to V_{SS} or V_{DD} when not in use. Analogue inputs may also be connected to AGND or V_{REF}.

In order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analogue signal paths the user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors (> $10 \,\mu$ F) are recommended for power supply and reference voltage inputs.



PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19	

PCF8591

8-bit A/D and D/A converter

SO16: plastic small outline package; 16 leads; body width 7.5 mm D A X H_E = v 🕅 A 🛛 у Ζ Q A2 A₁ (A2) pin 1 index L_p Т Τ 1 8 detail X e 0 w bp 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) z⁽¹⁾ Α D⁽¹⁾ E⁽¹⁾ UNIT **A**₁ A_2 A_3 bp С е ${\rm H}_{\rm E}$ L Lp Q ۷ w у θ max. 0.30 2.45 0.49 0.32 10.5 7.6 10.65 1.1 1.1 0.9 2.65 0.25 0.25 0.1 mm 0.25 1.27 1.4 0.10 2.25 0.36 0.23 10.1 7.4 10.00 0.4 1.0 0.4 8° 0° 0.043 0.035 0.012 0.096 0.019 0.013 0.41 0.30 0.42 0.043 0.10 0.055 0.004 inches 0.01 0.050 0.01 0.01 0.004 0.089 0.014 0.009 0.40 0.29 0.39 0.016 0.039 0.016 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ 92-11-17 $\bigcirc \bigcirc$ SOT162-1 075E03 MS-013AA 95-01-24

SOT162-1

PCF8591

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Preliminary specification

PCF8591

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	ion This data sheet contains final product specifications.					
Limiting values						
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information						

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.