INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC01 September 1995



### GENERAL DESCRIPTION

The PCF8566 is a peripheral device which interfaces to almost any liquid crystal display (LCD) having low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 24 segments and can easily be cascaded for larger LCD applications. The PCF8566 is compatible with most microprocessors/ microcontrollers and communicates via a two-line bidirectional bus (I<sup>2</sup>C). Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

### Features

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, 1/2 or 1/3
- Internal LCD bias generation with voltage-follower buffers
- 24 segment drives: up to twelve 8-segment numeric characters; up to six 15-segment alphanumeric characters; or any graphics of up to 96 elements
- $24 \times 4$ -bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes

### PACKAGE OUTLINES

PCF8566P: 40-lead DIL; plastic (SOT129); SOT129-1; 1996 September 9.

PCF8566T: 40-lead mini-pack (VSO40; SOT158A); SOT158-1; 1996 September 9.



- · LCD and logic supplies may be separated
- 2,5 V to 6 V power supply range
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- I<sup>2</sup>C bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 1536 segments possible)
- Cascadable with the 40 segment LCD driver PCF8576
- Optimized pinning for single plane wiring in both single and multiple PCF8566 applications
- Space-saving 40-lead plastic mini-pack (VSO-40; SOT-158A)
- No external components required (even in multiple device applications)
- Manufactured in silicon gate CMOS process

PCF8566

## Universal LCD driver for low multiplex rates



### PINNING

1	SDA	I <sup>2</sup> C bus data input/output
2	SCL	I <sup>2</sup> C bus clock input/output
3	SYNC	cascade synchronization
		input/output
4	CLK	external clock input/output
5	V <sub>DD</sub>	positive supply voltage
6	OSC	oscillator input
7	A0	I <sup>2</sup> C bus subaddress inputs
8	A1	I <sup>2</sup> C bus subaddress inputs
9	A2	I <sup>2</sup> C bus subaddress inputs
10	SA0	I <sup>2</sup> C bus slave address bit 0 input
11	V <sub>SS</sub>	logic ground
12	V <sub>LCD</sub>	LCD supply voltage
13	BP0	LCD backplane outputs
14	BP2	LCD backplane outputs
15	BP1	LCD backplane outputs
16	BP3	LCD backplane outputs
17 to 40	S0 to S23	LCD segment outputs



rates

### FUNCTIONAL DESCRIPTION

The PCF8566 is a versatile peripheral device designed to interface any microprocessor to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 24 segments. The display configurations possible with the PCF8566 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

ACTIVE BACK-PLANE OUTPUTS	NO. OF SEGMENTS	7-SEGMENT NUMERIC	14-SEGMENT ALPHANUMERIC	DOT MATRIX
		12 digits +	6 characters +	96 dots
4	96	12 indicator	12 indicator	(4×24)
		symbols	symbols	
		9 digits +	4 characters +	72 dots
3	72	9 indicator	16 indicator	(3×24)
		symbols	symbols	
		6 digits +	3 characters +	48 dots
2	48	6 indicator	6 indicator	(2×24)
		symbols	symbols	
		3 digits +	1 characters +	24 dots
1	24	3 indicator	10 indicator	
		symbols	symbols	

**Table 1**Selection of display configurations

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.3. The host microprocessor/microcontroller maintains the two-line I<sup>2</sup>C bus communication channel with the PCF8566. The internal oscillator is selected by tying OSC (pin 6) to V<sub>SS</sub>. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (V<sub>DD</sub>, V<sub>SS</sub> and V<sub>LCD</sub>) and to the LCD panel chosen for the application.



PCF8566

### Universal LCD driver for low multiplex rates

### Power-on reset

At power-on the PCF8566 resets to a defined starting condition as follows:

- 1. All backplane outputs are set to V<sub>DD</sub>.
- 2. All segment outputs are set to  $V_{DD}$ .
- 3. The drive mode '1 : 4 multiplex with 1/3 bias' is selected.
- 4. Blinking is switched off.
- 5. Input and output bank selectors are reset (as defined in Table 5).
- 6. The I<sup>2</sup>C bus interface is initialized.
- 7. The data pointer and the subaddress counter are cleared.

Data transfers on the I<sup>2</sup>C bus should be avoided for 1 ms following power-on to allow completion of the reset action.

#### LCD bias generator

The full-scale LCD voltage (V<sub>op</sub>) is obtained from V<sub>DD</sub> – V<sub>LCD</sub>. The LCD voltage may be temperature compensated externally through the V<sub>LCD</sub> supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between V<sub>DD</sub> and V<sub>LCD</sub>. The centre resistor can be switched out of circuit to provide a  $\frac{1}{2}$  bias voltage level for the 1 : 2 multiplex configuration.

### LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD according to the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of V<sub>op</sub> =  $V_{DD} - V_{LCD}$  and the resulting discrimination ratios (D), are given in Table 2.

LCD DRIVE MODE	LCD BIAS CONFIGURATION		V <sub>on (rms)</sub> V <sub>op</sub>	$D = \frac{V_{on (rms)}}{V_{off (rms)}}$
static (1 BP)	static (2 levels)	0	1	∞
1 : 2 MUX (2 BP)	1/2 (3 levels)	$\sqrt{2}/4 = 0,354$	$\sqrt{10}/4 = 0,791$	$\sqrt{5} = 2,236$
1 : 2 MUX (2 BP)	1/3 (4 levels)	1/3 = 0,333	$\sqrt{5}/3 = 0,745$	$\sqrt{5} = 2,236$
1 : 3 MUX (3 BP)	1/3 (4 levels)	1/3 = 0,333	$\sqrt{33}/9 = 0,638$	$\sqrt{33}/3 = 1,915$
1 : 4 MUX (4 BP)	1/3 (4 levels)	1/3 = 0,333	$\sqrt{3}/3 = 0,577$	$\sqrt{3} = 1,732$

Table 2 Preferred LCD drive modes: summary of characteristics

### PCF8566

A practical value of V<sub>op</sub> is determined by equating V<sub>off(rms)</sub> with a defined LCD threshold voltage (V<sub>th</sub>), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is V<sub>op</sub>  $\geq$  3 V<sub>th</sub>. Multiplex drive ratios of 1 : 3 and 1 : 4 with 1/2 bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3}$  = 1,732 for 1 : 3 multiplex or  $\sqrt{21}$  /3 = 1,528 for 1 : 4 multiplex).

The advantage of these modes is a reduction of the LCD full scale voltage V<sub>op</sub> as follows:

1 : 3 multiplex (1/2 bias) :  $V_{op}~=~\sqrt{6}~V_{off\,(rms)}$  = 2, 449  $V_{off\,(rms)}$ 

1 : 4 multiplex (1/2 bias) :  $V_{op} = 4\sqrt{3}/3 V_{off(rms)} = 2,309 V_{off(rms)}$ 

These compare with  $V_{op} = 3 V_{off(rms)}$  when 1/3 bias is used.

#### LCD drive mode waveforms

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.4.



PCF8566

## Universal LCD driver for low multiplex rates

When two backplanes are provided in the LCD the 1 : 2 multiplex drive mode applies. The PCF8566 allows use of 1/2 or 1/3 bias in this mode as shown in Figs 5 and 6.





The backplane and segment drive wavefront for the 1 : 3 multiplex drive mode (three LCD backplanes) and for the 1 : 4 multiplex drive mode (four LCD backplanes) are shown in Figs 7 and 8 respectively.



PCF8566

## Universal LCD driver for low multiplex rates



### PCF8566

### Oscillator

The internal logic and the LCD drive signals of the PCF8566 or PCF8576 are timed either by the built-in oscillator or from an external clock.

The clock frequency ( $f_{CLK}$ ) determines the LCD frame frequency and the maximum rate for data reception from the I<sup>2</sup> C bus. To allow I<sup>2</sup> C bus transmissions at their maximum data rate of 100 kHz,  $f_{CLK}$  should be chosen to be above 125 kHz.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

#### Internal clock

When the internal oscillator is used, OSC (pin 6) should be tied to V<sub>SS</sub>. In this case, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s and PCF8576s in the system.

### External clock

The condition for external clock is made by tying OSC (pin 6) to V<sub>DD</sub>; CLK (pin 4) then becomes the external clock input.

### Timing

The timing of the PCF8566 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8566s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (Table 3). The frame frequency is set by MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

Table 3	LCD frame frequencies
---------	-----------------------

PCF8566 MODE	f <sub>frame</sub>	NOMINAL f <sub>frame</sub> (Hz)
normal mode	f <sub>CLK</sub> /2880	64
power-saving mode	f <sub>CLK</sub> /480	64

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the I<sup>2</sup>C bus. When a device is unable to 'digest' a display data byte before the next one arrives, it holds the SCL line low until the first display data byte is stored. This slows down the transmission rate of the I<sup>2</sup>C bus but no data loss occurs.

PCF8566

### **Display latch**

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

### Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data are displayed.

### Segment outputs

The LCD drive section includes 24 segment outputs S0 to S23 (pins 17 to 40) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with the data resident in the display latch. When less than 24 segment outputs are required the unused segment outputs should be left open-circuit.

### **Backplane outputs**

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

### **Display RAM**

The display RAM is a static 24 x 4-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the 'on' state of the corresponding LCD segment; similarly, a logic 0 indicates the 'off' state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 24 segments operated with respect to backplane BP0 (Fig.9). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.



PCF8566

When display data are transmitted to the PCF8566 the display bytes received are stored in the display RAM according to the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.10; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig.10, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.

### Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.10. The data pointer is automatically incremented according to the LCD configuration chosen. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode), by three (1 : 3 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

### Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2 (pins 7, 8, and 9). A0, A1 and A2 should be tied to  $V_{SS}$  or  $V_{DD}$ . The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are being sent to the display RAM, automatic wrap-over to the next PCF8566 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character.



PCF8566

### Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 then 1 are selected and, in the static mode, bit 0 is selected.

The PCF8566 includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

### Input bank selector

The input bank selector loads display data into the display RAM according to the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independently of the output bank selector.

### Blinker

The display blinking capabilities of the PCF8566 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

BLINKING MODE	NORMAL OPERATING MODE RATIO	POWER-SAVING MODE RATIO	NOMINAL BLINKING FREQUENCY f <sub>blink</sub> (Hz)
off	-	-	blinking off
2 Hz	f <sub>CLK</sub> /92160	f <sub>CLK</sub> /15360	2
1 Hz	f <sub>CLK</sub> /184320	f <sub>CLK</sub> /30720	1
0,5 Hz	f <sub>CLK</sub> /368640	f <sub>CLK</sub> /61440	0,5

### Table 4 Blinking frequencies

rates

### CHARACTERISTICS OF THE I<sup>2</sup>C BUS

The I<sup>2</sup>C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.



### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).



Product specification

### System configuration

A device generating a message is a "transmitter", a device receiving a message is a "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".



### Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge shas to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, so that the SDA line is stable to be transmitter receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



PCF8566

### PCF8566 I<sup>2</sup>C bus controller

The PCF8566 acts as an I<sup>2</sup>C slave receiver. It does not initiate I<sup>2</sup>C bus transfers or transmit data to an I<sup>2</sup>C master receiver. The only data output from the PCF8566 are the acknowledge signals of the selected devices. Device selection depends on the I<sup>2</sup>C bus slave address, on the transferred command data and on the hardware subaddress.

In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally left open-circuit or tied to  $V_{SS}$  which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are left open-circuit or tied to  $V_{SS}$  or  $V_{DD}$  according to a binary coding scheme such that no two devices with a common I<sup>2</sup>C slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8566 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8566 forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the I<sup>2</sup>C bus and serves to slow down fast transmitters. Data loss does not occur.

### Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### I<sup>2</sup>C bus protocol

Two I<sup>2</sup>C bus slave addresses (0111110 and 0111111) are reserved for PCF8566. The least-significant bit of the slave address that a PCF8566 will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8566 can be distinguished on the same I<sup>2</sup>C bus which allows:

- (a) up to 16 PCF8566s on the same I<sup>2</sup>C bus for very large LCD applications;
- (b) the use of two types of LCD multiplex on the same  $I^2C$  bus.

The I<sup>2</sup>C bus protocol is shown in Fig.15. The sequence is initiated with a start condition (S) from the I<sup>2</sup>C bus master which is followed by one of the two PCF8566 slave addresses available. All PCF8566s with the corresponding SA0 level acknowledge in parallel the slave address but all PCF8566s with the alternative SA0 level ignore the whole I<sup>2</sup>C bus transfer. After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8566s. The last command byte is tagged with a cleared most-significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8566s on the bus.

After the last command byte, a series of display data bytes (n) may follow. These display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data are directed to the intended PCF8566 device. The acknowledgement after each byte is made only by the (A0, A1, A2) addressed PCF8566. After the last display byte, the I<sup>2</sup>C bus master issues a stop condition (P).

PCF8566



### **Command decoder**

The command decoder identifies command bytes that arrive on the  $I^2C$  bus. All available commands carry a continuation bit C in their most-significant bit position (Fig.16). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If the bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.



The five commands available to the PCF8566 are defined in Table 5.

Table 5	Definition of PCF8566 commands
---------	--------------------------------

MODE SET				
MODE SET				Defines LCD drive mode
	LCD drive mode	bits M1	M0	
	static (1 BP)	0	1	
	1 : 2 MUX (2 BP)	1	0	
C 1 0 LP E B M1 MO	1 : 3 MUX (3 BP)	1	1	
	1 : 4 MUX (4 BP)	0	0	Defines LCD bias configuration
	LCD bias	bit	В	-
	1/3 bias		0	
	1/2 bias		1	Defines display status
	display status bit E		The possibility to disable the	
	displayed (blank) 0		<ul> <li>display allows implementation of blinking under external</li> </ul>	
	enabled		1	control
	mode	bit	LP	Defines power dissipation mode
	normal mode		0	
	power-saving mode		1	
LOAD DATA POINTER		1		Five bits of immediate data,
C 0 0 P4 P3 P2 P1 P0	bits P4 P3 P2	P1 P0		bits P4 to P0, are transferred
	5-bit binary value of	0 to 23		to the data pointer to define one of twenty-four display RAM addresses
DEVICE SELECT				Three bits of immediate data,
C 1 1 0 0 A2 A1 A0	bits	A0 A1	I A2	bits A0 to A2, are transferred
	3-bit binary value of	0 to 7		to the subaddress counter to define one of eight hardware subaddresses

	COMMAND/OPCODE				DDE		OPT	IONS		DESCRIPTION
BAN	BANK SELECT			static	1 : 2 MUX	bit I	Defines input bank selection			
C 1	1	1	1	0	I	0				(storage of arriving display data)
							RAM bit 0	RAM bits 0, 1	0	
							RAM bit 2	RAM bits 2, 3	1	Defines output bank selection
							static	1 : 2 MUX	bit 0	(retrieval of LCD display data)
							RAM bit 0	RAM bits 0, 1	0	
							RAM bit 2	RAM bits 2, 3	1	
										The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes
BLI	١K						blink frequency	bits BF1	BF0	Defines the blinking frequency
C 1	1	1	0	A	BF1	BF0				
							off	0	0	
							2 Hz	0	1	
							1 Hz	1	0	
							0,5 Hz	1	1	
							blink mode		bit A	Selects the blinking mode;
							normal blinking		0	normal operation with
							alternation blinking		1	frequency set by bits BF1, BF0, or blinking by alternation of
										display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes

### Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8566 and coordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

### September 1995

PCF8566

### **Cascaded operation**

In large display configurations, up to 16 PCF8566s can be distinguished on the same I<sup>2</sup>C bus by using the 3-bit hardware subaddress (A0, A1, A2) and the programmable I<sup>2</sup>C slave address (SA0). It is also possible to cascade up to 16 PCF8566s. When cascaded, several PCF8566s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8566s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig.17).

The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8566s. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidently lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8566s with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output section being realized as an open-drain driver with an internal pull-up resistor. A PCF8566 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8566 to assert SYNC. The timing relationships between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8576 are shown in Fig.18. The waveforms are identical with the parent device PCF8576. Casadability between PCF8566s and PCF8576s is possible, giving cost effective LCD applications.





For single plane wiring of PCF8566s, see section "APPLICATION INFORMATION".

### PCF8566

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range; see note	V <sub>DD</sub>	–0,5 to + 7 V
LCD supply voltage range	V <sub>LCD</sub>	$V_{DD}$ –7 to $V_{DD}$ V
Input voltage range (SCL; SDA; A0 to A2; OSC; CLK; <u>SYNC</u> ; SA0	VI	$V_{SS}\!=\!\!0.5$ to $V_{DD}\!+0.5$ V
Output voltage range (S0 to S23;		
BP0 to BP3)	Vo	$V_{LCD}$ –0,5 to $V_{DD}$ + 0,5 V
DC input current	$\pm I_1$	max. 20 mA
DC output current	$\pm I_{O}$	max. 25 mA
$V_{DD}$ , $V_{SS}$ or $V_{LCD}$ current	$\pm$ I <sub>DD</sub> , $\pm$ I <sub>SS</sub> , $\pm$ I <sub>LCD</sub>	max. 50 mA
Power dissipation per package	P <sub>tot</sub>	max. 400 mW
Power dissipation per output	Po	max. 100 mW
Storage temperature range	T <sub>stg</sub>	–65 to +150 °C

### Note

1. Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

### DC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; V_{DD} = 2,5 \text{ to } 6 \text{ V}; V_{LCD} = V_{DD} - 2,5 \text{ to } V_{DD} - 6 \text{ V}; T_{amb} = -40 \text{ to } +85 \text{ °C}; \text{ unless otherwise specified}$ 

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating supply voltage	V <sub>DD</sub>	2,5	-	6	V
LCD supply voltage	V <sub>LCD</sub>	V <sub>DD</sub> –6	-	V <sub>DD</sub> –2,5	V
Operating supply current (normal mode) at f <sub>CLK</sub> = 200 kHz (note 1)	I <sub>DD</sub>	-	30	90	μΑ
Power-saving mode supply current at $V_{DD}$ = 3,5 V; $V_{LCD}$ = 0 V; $f_{CLK}$ = 35 kHz; A0, A1 and A2 tied to $V_{SS}$ (note 1)	I <sub>LP</sub>	_	15	40	μΑ

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Logic					
Input voltage LOW	VIL	V <sub>SS</sub>	_	0,3 V <sub>DD</sub>	V
Input voltage HIGH	VIH	0,7 V <sub>DD</sub>	_	V <sub>DD</sub>	V
Output voltage LOW at $I_0 = 0 \text{ mA}$	V <sub>OL</sub>	_	_	0,05	V
Output voltage HIGH at I <sub>O</sub> = 0 mA	V <sub>OH</sub>	V <sub>DD</sub> -0,05	_	_	V
Output current LOW (CLK, <u>SYNC</u> ) at V <sub>OL</sub> = 1,0 V; VDD = 5 V	I <sub>OL1</sub>	1	_	-	mA
Output current HIGH (CLK) at $V_{OH} = 4,0 V$ ; $V_{DD} = 5 V$	I <sub>OH</sub>	_	_	-1	mA
Output current LOW (SDA; SCL) at $V_{OL} = 0.4 V$ ; $V_{DD} = 5 V$	I <sub>OL2</sub>	3	-	-	mA
Leakage current (SA0, CLK, OSC, A0, A1, A2, SCL, SDA) at $V_I = V_{SS}$ or $V_{DD}$	±IL	_	_	1	μA
Pull-down current (A0; A1; A2; OSC) at $V_I = 1 V$ and $V_{DD} = 5 V$	I <sub>pd</sub>	15	50	150	μA
Pull-up resistor (SYNC)	R <sub>SYNC</sub>	15	25	60	kΩ
Power-on reset level (note 2)	V <sub>REF</sub>	_	1,3	2,0	V
Tolerable spike width on bus	t <sub>sw</sub>	_	-	100	ns
Input capacitance (note 3)	CI	_	-	7	pF
LCD outputs					
D.C. voltage component (BP0 to BP3) at $C_{BP} = 35 \text{ nF}$	±V <sub>BP</sub>	_	20	-	mV
D.C. voltage component (S0 to S23) at $C_S = 5 \text{ nF}$	±Vs	_	20	-	mV
Output impedance (BP0 to BP3) at V <sub>LCD</sub> = V <sub>DD</sub> – 5 V (note 4)	R <sub>BP</sub>	-	1	5	kΩ
Output impedance (S0 to S23) at $V_{LCD} = V_{DD} - 5 V$ (note 4)	R <sub>S</sub>	_	3	7,0	kΩ

### Product specification

### Product specification

### Universal LCD driver for low multiplex rates

### PCF8566

### AC CHARACTERISTICS (note 5)

 $V_{SS} = 0$  V;  $V_{DD} = 2,5$  to 6 V;  $V_{LCD} = V_{DD} - 2,5$  to  $V_{DD} - 6$  V;  $T_{amb} = -40$  to +85 °C; unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Oscillator frequency (normal mode)					
at $V_{DD} = 5 V$ (note 6)	f <sub>CLK</sub>	125	200	315	kHz
Oscillator frequency (power-saving					
mode) at $V_{DD} = 3,5 V$	<b>f</b> CLKLP	21	31	48	kHz
CLK HIGH time	t <sub>CLKH</sub>	1	-	-	μs
CLK LOW time	t <sub>CLKL</sub>	1	-	-	μs
SYNC propagation delay	t <sub>PSYNC</sub>	_	-	400	ns
SYNC LOW time	t <sub>SYNCL</sub>	1	-	-	μs
Driver delays with test loads	t <sub>PLCD</sub>	_	_	30	μs
at $V_{LCD} = V_{DD} - 5 V$					
l²C bus					
Bus free time	t <sub>BUF</sub>	4,7	-	-	μs
Start condition hold time	t <sub>HD; STA</sub>	4	-	-	μs
SCL LOW time	t <sub>LOW</sub>	4,7	_	-	μs
SCL HIGH time	t <sub>HIGH</sub>	4	_	-	μs
Start condition set-up time	t <sub>SU; STA</sub>	4,7	_	-	μs
(repeated start code only)					
Data hold time	t <sub>HD; DAT</sub>	0	-	-	μs
Data set-up time	t <sub>SU; DAT</sub>	250	_	-	ns
Rise time	tr	_	_	1	μs
Fall time	t <sub>f</sub>	_	-	300	ns
Stop condition set-up time	t <sub>su; sтo</sub>	4,7	_	-	μs

### Notes to the characteristics

- 1. Outputs open; inputs at  $V_{SS}$  or  $V_{DD}$ ; external clock with 50% duty factor; I<sup>2</sup>C bus inactive.
- 2. Resets all logic when  $V_{DD} < V_{REF}$ .
- 3. Periodically sampled, not 100% tested.
- 4. Outputs measured one at a time.
- 5. All timing values referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .
- 6. At  $f_{CLK}$  < 125 kHz, I<sup>2</sup>C bus maximum transmission speed is derated.

PCF8566

# Universal LCD driver for low multiplex rates







PCF8566

Universal LCD driver for low multiplex rates









**APPLICATION INFORMATION** 

rates

Universal LCD driver for low multiplex

### PACKAGE OUTLINES

### DIP40: plastic dual in-line package; 40 leads (600 mil)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	D <sup>(1)</sup>	Е <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	м <sub>н</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

5

scale

0

10 mm

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE
SOT129-1	051G08	MO-015AJ				<del>-92-11-17</del> 95-01-14

### DIMENSIONS (inch dimensions are derived from the original mm dimensions)





 $M_{E}$ 

(e1)

M<sub>H</sub>

c

SOT129-1

#### D A Х 4 ЧДу $H_{\mathsf{E}}$ = v 🕅 A Q $A_2$ 4 (A3) A٠ pin 1 index detail X 20 - + w M bp е 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α UNIT A<sub>2</sub> D<sup>(1)</sup> E<sup>(2)</sup> Q Z<sup>(1)</sup> $A_1$ $A_3$ с е $\mathbf{H}_{\mathbf{E}}$ L Lp v w θ bp у max 2.45 2.25 0.6 0.3 1.15 1.05 0.42 0.22 7.6 7.5 0.3 15.6 12.3 1.7 1.5 0.25 mm 2.70 0.762 2.25 0.2 0.1 0.1 0.1 11.8 0.30 0.14 15.2 7<sup>0</sup> 0<sup>0</sup> 0.012 0.096 0.017 0.0087 0.61 0.30 0.48 0.067 0.045 0.024 inches 0.11 0.010 0.03 0.089 0.008 0.004 0.004 0.004 0.089 0.012 0.0055 0.041 0.60 0.29 0.46 0.059 0.012 Notes 1. Plastic or metal protrusions of 0.4 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION IEC JEDEC EIAJ 92-11-17 $\bigcirc$ SOT158-1 95-01-24

### VSO40: plastic very small outline package; 40 leads

### September 1995

SOT158-1

### SOLDERING

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### SO and VSO

#### **REFLOW SOLDERING**

Reflow soldering techniques are suitable for all SO and VSO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### WAVE SOLDERING

Wave soldering techniques can be used for all SO and VSO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	Product specification This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.