PCF5001

FEATURES

- Wide operating supply voltage range (1.5 to 6.0 V)
- Extended temperature range: -40 to +85 °C (between -40 to -10 °, minimum supply voltage restricted to 1.8 V)
- Very low supply current (60 μA typ. with 76.8 kHz crystal)
- Decodes CCIR radio paging Code No. 1 (POCSAG-code)
- · Programmable call termination conditions
- 512 and 1200 bits/s data rates (2400 bits/s with some restrictions), see Section "Decoding of the POCSAG data stream"
- Improved ACCESS synchronization algorithm
- Supports 4 user addresses (RICs) in two independent frames
- Eight different alert cadences
- · Directly drives magnetic or piezo ceramic beeper
- · High level alert requires only a single external transistor
- Optional vibrator type alerting
- · Silent call storage, up to eight different calls
- Repeat alarm facility

ORDERING INFORMATION

- Programmable duplicate call suppression
- Interfaces directly to UAA2050T, UAA2080 and UAA2082 digital paging receivers

- Programmable receiver power control for battery economy
- On-chip non-volatile EEPROM storage
- On-chip voltage converter with improved drive capability
- Serial microcontroller interface for display pager applications
- Optional visual indication of received call data using a modified RS232 format
- · Level shifted microcontroller interface signals
- Alert on low battery
- Optional out-of-range indication.

APPLICATIONS

- · Alert-only pagers, display pagers
- Telepoint
- Telemetry/data receivers.

GENERAL DESCRIPTION

The PCF5001 is a fully integrated low-power decoder and pager controller. It decodes the CCIR radio paging Code No.1 (POCSAG-Code) at 512 and 1200 bits/s data rates. The PCF5001 is fabricated in SACMOS technology to ensure low power consumption at low supply voltages.

TYPE NUMBER		PACKAGE						
ITFE NUMBER	NAME	DESCRIPTION	VERSION					
PCF5001T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1					
PCF5001H	LQFP32 ⁽¹⁾	plastic low profile quad flat package; 32 leads; body $7\times7\times1.4~\text{mm}$	SOT358-1					

Note

1. When using IR reflow soldering it is recommended that the Drypack instructions in the *"Quality Reference Pocketbook"* (order number 9398 510 34011) are followed.

Product specification

POCSAG Paging Decoder

PCF5001

BLOCK DIAGRAMS





PCF5001

PINNING

	PIN					
SYMBOL	SO28 SOT136-1	LQFP32 SOT358-1	DESCRIPTION			
V _{ref}	1	13	Microcontroller interface reference voltage output. The LOW level of pins FL, DS, DO, OR, BL, AI, ON, SK, SR and IE is related to the voltage on V_{ref} . May be driven from an external negative voltage source or must be connected to V_{SS} , if pins CN and CP are left open-circuit. When the on-chip voltage converter is used, this pin provides a negative output voltage.			
CN	2	14	Voltage converter external shunt capacitance, negative side. Connect the negative side of the shunt capacitor to this pin, if the on-chip voltage converter function is used.			
СР	3	15	Voltage converter external shunt capacitor, positive side. Connect the positive side of the shunt capacitor to this pin, if the on-chip voltage converter function is used.			
V _{DD}	4	16	Main positive power supply. This pin is common to all supply voltages and is referred to as 0 V (common).			
DI	5	17	Serial data input (POCSAG code). The serial data signal train applied to this pin is processed by the decoder. Pulled LOW by an on-chip pull-down when the receiver is disabled (RE = LOW).			
BS	6	18	Battery-low indication input. The decoder samples this input during synchronization scan, when it is in ON or SILENT status and the receiver is enabled (RE = HIGH). A battery-low condition is assumed, if the decoder detects four consecutive samples HIGH. An audible battery-low indication is made by the decoder, when operating in ON status. Normally LOW by the operation of an on-chip pull-down.			
PD	7	19	EEPROM programming data input and output. Normally HIGH by the operation of an on-chip pull-up. During programming of the on-chip EEPROM, PD is a bidirectional data and control signal.			
PS	8	22	EEPROM programming strobe input. Normally LOW by the operation of an on-chip pull-down. During programming of the on-chip EEPROM, PS is a unidirectional control input.			
X1	9	23	Crystal oscillator input. Connect a 32768 Hz or 76800 Hz crystal and a biasing resistor between this pin and X2. In addition, provide a load capacitance to V_{DD} , which may also be used for frequency tuning.			
X2	10	24	Crystal oscillator output. Return connection for the external crystal and resistor at X1.			
TS	11	25	Scan test mode enable input. Always LOW by operation of an on-chip pull-down.			
AH	12	26	Alert HIGH-level output. This output can directly drive an external bipolar transistor to control HIGH-level alerting in conjunction with AL, by means of an alerter or beeper.			
OL	13	27	LED indication output. This output can directly drive an external bipolar transistor to control the visual alert function by means of an LED. It may also be used for visual indication of received call data during call reception.			

	Р	IN	
SYMBOL	SO28 SOT136-1	LQFP32 SOT358-1	DESCRIPTION
RE	14	28	Receiver enable output. May be used to control the paging receiver power control input, to minimize power consumption. The decoder provides a HIGH-level at this pin, when receiver operation is requested. Each time the decoder does not require any input data at DI the receiver enable output is LOW.
AL	15	29	Alert LOW-level output. Open drain alert output in anti-phase to AH, to provide LOW-level alerting. HIGH-level alerting is generated in conjunction with AH.
ОМ	16	30	Vibrator output. This output can directly drive an external bipolar transistor to control a vibrator type alerter.
V _{SS}	17	31	Main negative supply voltage.
ТТ	18	32	Test mode enable input. Always LOW by operation of an on-chip pull-down.
IE	19	1	Interface enable input. While the interface enable input is active HIGH, operation of the ON, SK, SR, AI, BL and OR inputs and outputs is possible. When IE is LOW the inputs do not respond to applied signals and the outputs are made high-impedance. In alert only pager mode the interface enable input does not have any effect on the operation of inputs ON, SK and SR, but IE must be referenced to LOW or HIGH.
SK	20	3	Silent state control input. The silent control input selects the decoder ON status (LOW-level) or SILENT status (HIGH-level), if the ON input is active HIGH. An on-chip pull-up is provided, if the decoder has been programmed for alert-only pager mode, whereby the pull-up is disabled for display pager mode. In display pager mode status change is possible provided the interface enable input (IE) is HIGH and the status is latched on the falling edge of IE.
SR	21	4	Status request and reset input. A HIGH-going pulse on this input causes (a) status indication cadence to be generated, if the decoder is not alerting or (b) resetting of a call alert, repeated call alert or battery-low alert, if active or (c) triggers the call store re-alert facility, if repeat mode is active. In display pager mode operation of SR is possible only, if the interface control input is active. Normally LOW by the operation of an on-chip pull-down.
ON	22	5	On/off control input. The on/off control input selects the decoder ON status (HIGH-level) or OFF status (LOW-level). An on-chip pull-up resistor is provided, if the decoder has been programmed for alert-only pager mode, but the pull-up resistor is disabled for display pager mode. In display pager mode status change is possible provided the interface enable input (IE) is HIGH and the status is latched on the falling edge of IE.
AI	23	6	Alarm input. A HIGH-level on this input causes generation of a continuous HIGH-level alert via AH and AL outputs, if the decoder operates in ON status or OFF status. In addition, the LED output is active independent from the decoder status, but in accordance with AI. Pulsing the input may be used to modulate the alert and LED indication. Normally LOW in alert-only pager mode by operation of an on-chip pull-down.

	PIN		
SYMBOL	SO28 SOT136-1	LQFP32 SOT358-1	DESCRIPTION
BL	24	8	Battery-low indication output. If the decoder encounters a battery-low condition a battery-low output latch is set HIGH. The battery-low output latch may be tested for a battery-low condition, whenever the interface enable input (IE) is active (HIGH), otherwise the battery-low output is made high-impedance. The battery-low output latch is reset only, by switching the decoder to OFF status.
OR	25	9	Out-of-range indication output. Whenever the decoder detects an out-of-range condition an out-of-range output latch is set HIGH after expiry of the programmed out-of-range hold-off time selected by means of special programming (SPF06 and SPF07) of the EEPROM. The out-of-range latch may be tested for an out-of-range condition, whenever the interface enable input (IE) is active (HIGH), otherwise the out-of-range output is made high-impedance. The out-of- range output is reset by detection of a valid data transmission or by switching the decoder to OFF status.
DO	26	10	Serial interface data output. During normal decoder operation, accepted calls and possibly subsequent message data are serially output via this pin in conjunction with the data strobe output (DS). This pin is also used to output the EEPROM contents upon special command, if the decoder is programmed for display pager.
DS	27	11	Serial interface data strobe output. Provides a clock signal for the received call data and EEPROM data appearing at the data output (DO). Each time this output is LOW the data at DO is valid. Additional start and stop conditions allow easy identification of data sequence start and end.
FL	28	12	Frequency reference output. When programmed for display pager mode, this output provides a clock reference with 16384 or 32768 Hz per second, selected by SPF32. See Chapter "Functional description".
n.c.	_	2, 7, 20, 21	Not connected.





FUNCTIONAL DESCRIPTION

The PCF5001 is a very low power Decoder and Pager Controller specifically designed for use in new generation radio pagers. The architecture of the PCF5001 allows for flexible application in a wide variety of radio pager designs.

The PCF5001 is fully compatible with *"CCIR radio paging Code Number 1"* (also known as the POCSAG code) operating at the originally specified 512 bits/s data rate, and also at the newly specified 1200 bits/s data rate (2400 bits/s operation is also possible). The PCF5001 also offers features which extend the basic flexibility and efficiency of this code standard.

The PCF5001 supports two basic modes of operation

In Alert-Only-Pager mode only a minimum number of external components are required to build a complete tone-only pager. Selection of operating states ON, OFF or SILENT is achieved using a slider switch interface.

In Display-Pager mode the state input logic is switched to a bus interface structure. Received calls and messages



are transferred to an external microcontroller via the serial microcontroller interface. A built-in voltage converter with increased drive capabilities can supply doubled supply voltage output, and appropriate logic level shifting on microcontroller interface signals is provided.

Upon reception of valid calls one of eight different call cadences is generated; upon status interrogation status indication tones make the current status of the decoder available to the user.

On-chip non-volatile 114-bit EEPROM storage is provided to hold up to four user addresses, two frame numbers and the programmed decoder configuration.

Synchronization to the input data stream is achieved using the improved ACCESS algorithm, which allows for data synchronization and re-synchronization without preamble detection while minimizing battery power consumption by receiver power control. One of four error correction algorithms is applied to the received data to optimize the call success rate.

PCF5001

The POCSAG paging code

A transmission using the CCIR radio paging Code No.1 (POCSAG code) is constructed in accordance with the following rules (see Fig.5).

The transmission is started by sending a preamble, which is a sequence of at least 576 continually alternating bits (10101010...). The preamble precedes a number of batch blocks. The transmission is terminated after the last batch.

Each batch comprises a synchronization codeword with a fixed 32-bit pattern followed by eight frames (numbered 0 to 7). Only complete batches are transmitted.

A frame consists of two codewords, each 32-bits long. A codeword is either an address or a message or an idle codeword. Idle codewords are transmitted to fill empty batches or to separate messages.

An address codeword is coded as shown in Fig.5. The upper 18-bits of the 21-bit digital user address (or RIC = Receiver Identification Code) are coded in the codeword itself (bits 2 to 19), which is protected against transmission errors by a number of CRC check bits (bits 22 to 31). Bit 32 is a simple overall even-parity bit. The lower three bits of the digital user address are coded in the number of the frame, in which the address codeword is transmitted. Two function bits (bits 20 and 21) allow distinguishing of four different calls to one user address.

In a message codeword 20-bits of any display information can be put into the message bits, which are protected again by additional check bits.



PCF5001

POCSAG Paging Decoder

Modes and states of the decoder

The PCF5001 supports two basic operating modes:

- · Alert-only pager
- Display pager mode.

Two further modes, the Programming mode and the Test mode, are implemented to program and verify the EEPROM contents and to support pager production and approval tests, respectively.

In Alert-only pager mode no external microcontroller is required, see Fig.21. A three position slider switch interface is provided to select the internal state of the decoder. The decoder performs regular scanning of the switch inputs to detect a status change. A push-button interface is provided on the SR input, which is used as input for user acknowledgment actions and status interrogation. Upon reception of valid calls, tone alert cadences are generated. A call storage is provided to store calls received while operating in Silent status and to recall cadences upon repeat mode operation. The voltage doubler and the frequency reference output are disabled in this mode.

In Display pager mode the PCF5001 operates as decoder and pager controller in combination with an external microcontroller, see Fig.22. The internal states of the decoder are determined by appropriate logic levels on the status inputs. A bus type interface structure is used to interface the decoder to the microcontroller. The decoder's on-chip voltage converter provides doubled supply voltage output to provide a higher supply voltage to the microcontroller and any additional hardware. The logic levels of the interface's input and output signals are level shifted to allow for direct coupling between microcontroller and the decoder. Upon detection of a valid call, address and message information are transferred to the external microcontroller using the serial microcontroller interface. In addition, appropriate call alert cadences are generated.

If the decoder is in one of the two operating modes, it is always in one of the following three internal states:

- OFF status. This is the power saving, inactive status of the PCF5001. The paging receiver is disabled, no decoding of input data takes place. However, the crystal oscillator is kept running to ensure that scanning of the status inputs/status switch is maintained to allow changing into one of the following two active states.
- ON status. This is the normal active status of the decoder. Incoming calls are compared with the user addresses stored in the internal EEPROM. Upon detection of valid calls, alert cadences and LED indication are generated and data is shifted out at the serial microcontroller interface.
- SILENT status. The Silent status is the same as the On status with the exception that valid calls no longer cause generation of call alert cadences. Instead, if programmed as alert-only pager, the decoder stores up to eight different calls and generates appropriate alert cadences after the decoder has been put back into the On status. However, special silent override calls will cause generation of alert cadences, if enabled.

The decoder operating status is selected as indicated in Table 1.

When programmed for alert-only pager a switch debounce period is applied to the status inputs. For status change and status interrogation in display pager mode, see Figs 6 and 7.

ON INPUT	SK INPUT	OPERATING STATUS
0	0	OFF
0	1	OFF (EEPROM transfer mode; note 1)
1	0	ON
1	1	SILENT

Table 1	Truth table for decoder operating status
---------	--

Note

1. The EEPROM transfer mode applies to display pager mode only.

PCF5001





Decoding of the POCSAG data stream

The POCSAG coded input data stream is first noise filtered by a digital filter. From the filtered data a sampling clock synchronous to the data rate is derived. The PCF5001 supports 512 bits/s and 1200 bits/s data rates. This results in a 512 Hz or 1200 Hz sampling clock frequency, respectively. Synchronization on the POCSAG code structure is performed using the improved Philips ACCESS algorithm, which employs a state machine with six internal states. A data rate of 2400 bits/s is possible if an external clock generator of 153.6 kHz is connected to X1. The minimum supply voltage is then -1.8 V.

The receiver enable output is activated a period equal to t_{RXON} before the input data is actually needed. The decoder has first to achieve bit and word synchronization before it can receive calls. The algorithm searches first for the preamble and then for synchronization codeword patterns. This is carried out for the duration of 3 batches in Power-on mode or 1 batch (=preamble duration) in

PCF5001

POCSAG Paging Decoder

Preamble Receive mode. Error correction algorithms are applied to the data before it is compared with preamble and synchronization codeword patterns. The synchronization process is terminated and thus Data Receive mode entered as soon as synchronization codewords are seen at the beginning of each batch.

The decoder handles loss of synchronization in three steps:

- If the decoder fails to detect the synchronization pattern at the beginning of the current batch it continues data reception as normal. This Data Fail mode is signalled in the message output when an address codeword was received, as shown in Table 4.
- If also at the beginning of the next batch no synchronization codeword can be detected, the algorithm assumes a small bit shift in the Fade Recovery mode and performs more synchronization codeword checks around the expected position for the following 15 batches. Call reception is suspended.
- If it fails to re-synchronize in the Fade Recovery mode, the Carrier Off mode is selected, in which the decoder attempts to regain synchronization by bit-wise shifting its synchronization scan window. Using this technique re-synchronization is obtained within a continuous data stream of at least 18 batches without preamble detection.

In Data Receive mode, the input data stream is sampled at the synchronization codeword position and the programmed frame positions. The received codewords are error corrected and then, if address codewords, compared with the stored user addresses related to that frame. On detection of a valid call, the decoder performs the following three operations:

- 1. Set a store for call alert cadence generation according to the combination of the function bits in the accepted address codeword. The call alert cadence will not be generated before the call has been terminated.
- Keep the receiver enable output (RE) active and receive subsequent message codewords, until any of the call termination criteria are fulfilled.
- Trigger the serial message transfer by sending a start condition and transfer deformatted message codewords as attached to the address codeword via the serial microcontroller interface to an external microcontroller, followed by a stop condition.

Normally call termination is assumed, when a valid idle or address codeword is received. On reception of uncorrectable codewords, call termination takes place in accordance with conditions shown in Table 2.

Generation of output signals

The PCF5001 provides output indications for call alert, repeat mode alert, out of range alert, battery-low alert, status indication alert and start-up alert. Some of the alert functions may be freely configured by programming of SPF bits within the EEPROM. Table 3shows the outputs which are used for special output indications, if the decoder operates in ON status.

Remark: reception of special silent override calls causes the decoder to generate call alert indication via AL and AH even if it operates in SILENT status.

address

SPF12	SPF13	CALL TERMINATION EVENT				
0	X ⁽¹⁾	Any two consecutive codewords or the codeword directly following the a codeword uncorrectable.				
1	0	Any single codeword uncorrectable.				
1	1	Any two consecutive codewords uncorrectable.				

Table 2 Call termination on error

Note

1. X = don't care.

Product specification

POCSAG Paging Decoder

PCF5001

	OUTPUT ACTIVE ⁽¹⁾							
ALERT FUNCTION	AL	AH	OL	ОМ	OR	BL		
Start-up	(yes)	_	yes	yes	-	_		
Status indication	yes	_	_	-	-	-		
Call reception	(yes)	(yes)	yes	SPF11	-	_		
Repeat mode	(SPF16)	(SPF16)	SPF16	_	-	_		
Out-of-range	_	_	SPF15	_	yes			
Battery-low	(yes)	(yes)	_	_	_	yes		
Alarm input	(yes)	(yes)	yes	_	-	-		

Table 3 Output signals

Note

1. Entries in parenthesis are not valid, if the decoder operates in SILENT status.

Alerter

The PCF5001 provides the AL and AH outputs for acoustical LOW-level and HIGH-level signalling. LOW-level alerting is provided by the AL output only. For HIGH-level alerting both, AL and AH are active in anti-phase. The square-wave output signals produce tone alert cadences by means of a magnetic or piezo ceramic beeper. The alert frequency, 2048 Hz or 2731 Hz square-wave, is selected by programming of SPF31.

When valid calls are received while operating in ON status, the PCF5001 generates call alert cadences. The first four seconds are generated at LOW-level, a further twelve seconds are generated at HIGH-level. Alert tone generation and LED indication automatically terminate after sixteen seconds unless terminated by pulsing the status request and reset input (SR). Call alert generation is inhibited until completion of message codeword reception and the termination word is sent by the decoder. Call alert generation commences after an alert delay period, t_{ALD} , at the earliest, see Fig.8. Call alert deletion is possible during the alert delay period. The call alert cadence is modulated according to the two function bits (FC) in the received address codeword, see Fig.9.

Valid calls received on RIC B or RIC D cause the alerter frequency to be warbled by means of an additional 16 Hz and 1024 Hz signal (respective 1365 Hz for SPF31 = 1) as opposed to RIC A and RIC C where no alert frequency warble takes place. Thus, eight different call cadences are distinguishable.

On status interrogation by the status request and reset input (SR) the PCF5001 generates a status cadence at LOW-level, in accordance with the present internal decoder status (see Fig.10).

When detecting a battery-low condition the PCF5001 provides a battery-low indication. Operating in ON status causes generation of a battery-low alert at HIGH-level for sixteen seconds or until terminated by pulsing SR. Operating in SILENT status or repeat mode the battery-low alert is stored and inhibited until switching to ON status.



PCF5001

POCSAG Paging Decoder



Silent call storage and Repeat mode

When programmed for alert only pager the PCF5001 provides a call alert storage for storing of call alerts received during SILENT status or for call alerts which caused the decoder to enter Repeat mode. Call alert is not stored, when call indication is terminated by action of the status request and reset input (SR).

Allowing the call indication to time-out by expiration of a sixteen second alert operation causes the Repeat mode to be entered, while operating in ON status or SILENT status. Such call alerts are stored for later repeated call alert on interrogation by the user. When Repeat mode has been entered and the decoder operates in ON status, the repeat call store is interrogated by pulsing the status request and reset input (SR) or on switching to ON status if the decoder operates in SILENT status. When silent override calls are received, which entered the Repeat mode, interrogation of repeat call store operates as in decoder ON status. After interrogation of all stored call alerts the call store is cleared and the Repeat mode is terminated.

When programmed by means of SPF16, a repeat alert cadence is generated periodically, whenever Repeat mode has been entered. Operating in ON status causes the repeat alert cadence to be generated at HIGH-level and warbled by means of an additional 16 Hz and 1024 Hz signal (respective 1365 Hz for SPF31 = 1) as shown in Fig.11. The LED output indicates the same alert cadence and alert warble. In SILENT status only the LED output is active.

No call alert storage occurs when the decoder is programmed for display pager mode.

Duplicate Call Suppression

The PCF5001 provides a Duplicate Call Suppression with time-out facility, to identify duplicate call reception. When selected by programming of SPF14, the PCF5001 inhibits any duplicate call alert in alert-only pager mode. In display pager mode, duplicate call indication is achieved only via the serial microcontroller interface. A call is assumed to be duplicate if its address and function bit setting is equal to the latest received call, which initialized the call address and function bit reference. The Duplicate Call Suppression time-out is selectable by programming of SPF06 and SPF07.

LED indicator

The PCF5001 provides for visual signalling using a LED via output OL.

Call alert indication is provided by the LED with the same cadence and warble modulation as for the alerter outputs AL and AH. Call alert indication occurs in ON and SILENT status and automatically terminates after sixteen seconds time-out unless terminated by pulsing the status request and reset input (SR).

When detecting an out-of-range condition and enabled by programming of SPF15, the LED output provides an out-of-range indication as shown in Fig.12.

PCF5001

The LED output can be made to provide message data by programming SPF17. Alert signals are inhibited during message data transfer.





Vibrator output

The PCF5001 provides the OM output for activating a vibrator-type alerter for call alert indication. The vibrator output is enabled by programming of SPF11.

Calls received while operating in SILENT status cause activation of the vibrator output for the normal call alert cadence or until terminated by operation of the status request and reset input (SR). Silent override calls, calls received in decoder ON status and repeated call alerts are alerted normally by the AL and AH outputs.

Start-up alert

To indicate the establishment of operational condition whenever the decoder status has been changed from OFF to ON or SILENT status, the PCF5001 provides a start-up alert indication. Switching from OFF to ON status causes generation of a start-up alert cadence at LOW-level and on the LED output OL (see Fig.13). When changing from OFF to SILENT status, the start-up alert will be indicated on the LED output and the vibrator output OM.



Serial communication interface

To transmit any call message data received to an external microcontroller for post-processing, a serial communication interface has been provided by a serial data output signal DO and a data strobe signal DS as shown in Fig.14.

Upon interrogation the PCF5001 is also able to transfer EEPROM contents via the serial communication interface, see Section "Read-back operation via Microcontroller Interface".

Message data transfer

The transfer of message data via DO and DS is organized in 8-bit words providing additional start and stop conditions as shown in Fig.15.

On reception of a valid call address the PCF5001 generates a start condition and outputs an address word as shown in Fig.15a.

The address word indicates call address, function bit setting and decoder flags as shown in Table 4.

Message codewords received and concatenated to a valid call address are transferred after completion of the address word. The message bits received in the message codewords are split into blocks and are converted to obtain the message words. The message words comprise an error flag to indicate message words, which are derived from uncorrectable message codewords as shown in Table 5.

Message data is output at a rate of 2048 bits/s with a minimum delay of 2 bits between consecutive message words.

PCF5001

Termination of call reception causes a termination word to be transferred, which indicates successful or unsuccessful call termination as shown in Table 6. Serial data transfer for a received call ends with a stop condition as shown in Fig.15c.





PCF5001

Call Data output on LED

When enabled by programming of SPF17 = 1, message data will appear on the LED output OL. The data format and timing are equal to the signal on DO, except that the start/stop conditions are replaced with start/stop bits

(respectively 1 and 0). The data format is shown in Fig.16. No alert signals will appear on OL during message data transfer. Consecutive message words have a minimum separation of 1 start bit and 1 stop bit.



PCF5001

Serial communication call data format

Table 4Address word format

FUNCTION CODE		CALL ADDRESS			BIT 4	SYNC STATUS	DUPLEX CALL	BIT 7		
BIT 0 (LSB)	BIT 1 (MSB)	BIT 2	BIT 3	RIC	DII 4	BIT 5	BIT 6			
Bit 21 of	bit 20 of	0	0	А	1	0 = Data	1 = Duplex Call	0		
address	address			0	1	В		Receive;	time-out active	
codeword	codeword	1	0	С		1 = Data fail				
		1	1	D						

Table 5 Message word format

BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7 ⁽¹⁾
LSB				MSB	error flag		

Note

1. Bit 7 = 1, if message codeword could not be corrected.

Table 6 Termination word format

BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7 ⁽¹⁾
0	0	1	0	0	0	0	error flag

Note

1. Bit 7 = 1, if call termination on error.

Data conversion

The PCF5001 automatically converts message codewords received in numeric or alphanumeric format into ASCII format. Depending on SPF13 and the function bit setting in the received address codeword a conversion takes place as shown in Table 7.

When a conversion from alphanumeric format to ASCII takes place, the received message codewords are split

into message blocks, seven bits in length. After adding the error flag they are transferred as message words.

When a conversion from numeric format to ASCII takes place, the received message codewords are split into blocks, four bits in length. Each four bit block is converted to a seven bit block as shown in Table 8. After adding the error flag they are transferred as message words.

Table 7	Message data conversion
---------	-------------------------

SPF13	FUNCTI	ON BITS	MESSAGE FORMAT
57713	BIT 20 (MSB)	BIT 21 (LSB)	MESSAGE FORMAT
0	X ⁽¹⁾	X ⁽¹⁾	numeric
1	0	0	numeric
1	X ⁽¹⁾	1	alphanumeric
1	1	X ⁽¹⁾	alphanumeric

Note

X = don't care.

Table 8 Numeric format to ASCII conversion

	4-BIT F	BLOCK	I				7-1	BIT BLOC	ж		
LSB		-	MSB	CHARACTER	LSB						MSB
0	0	0	0	·0'	0	0	0	0	1	1	0
1	0	0	0	'1'	1	0	0	0	1	1	0
0	1	0	0	'2'	0	1	0	0	1	1	0
1	1	0	0	'3'	1	1	0	0	1	1	0
0	0	1	0	'4'	0	0	1	0	1	1	0
1	0	1	0	'5'	1	0	1	0	1	1	0
0	1	1	0	'6'	0	1	1	0	1	1	0
1	1	1	0	'7'	1	1	1	0	1	1	0
0	0	0	1	'8'	0	0	0	1	1	1	0
1	0	0	1	·9'	1	0	0	1	1	1	0
0	1	0	1	(*)	0	1	0	1	0	1	0
1	1	0	1	'U'	1	0	1	0	1	0	1
0	0	1	1	6.3	0	0	0	0	0	1	0
1	0	1	1	·_,	1	0	1	1	0	1	0
0	1	1	1	']'	1	0	1	1	1	0	1
1	1	1	1	"['	1	1	0	1	1	0	0

Memory Organization

The PCF5001 POCSAG decoder contains non-volatile EEPROM memory to store four user addresses, two frame numbers and specially programmed function bits (SPF01 to SPF32) for decoder application configuration. The EEPROM is organized as three arrays of 38 bits each as shown in Fig.17.

A user address (or RIC) in POCSAG code comprises of 21 bits, but the three least significant bits are coded in the frame number and therefore not explicitly transmitted. In the PCF5001, addresses A/B and C/D must share the same frame number: addresses A and B reside in frame FR1 (FR10, FR11 and FR12), addresses C and D reside in frame FR2 (FR20, FR21 and FR22). Figure 18 shows an example of decimal address to EEPROM content conversion. Each address must be explicitly enabled by resetting of the associated enable bit.

PCF5001

EEPROM ARRAY 1

BIT18	BIT17	BIT16	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
A17	A16	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00	ENA
BIT37	BIT36	BIT35	BIT34	BIT33	BIT32	BIT31	BIT30	BIT29	BIT28	BIT27	BIT26	BIT25	BIT24	BIT23	BIT22	BIT21	BIT20	BIT19
B17	B16	B15	B14	B13	B12	B11	B10	B09	B08	B07	B06	B05	B04	B03	B02	B01	B00	ENB

EEPROM ARRAY 2

BIT18	BIT17	BIT16	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
C17	C16	C15	C14	C13	C12	C11	C10	C09	C08	C07	C06	C05	C04	C03	C02	C01	C00	ENC
DITOT	DITOO	DITOS	DITO	DITOO	DITOO	DITO	DITOO	DITOO	DITOO	DITOT	DITOO	DITOS	DITO	DITOO	DITOO	DITO	DITOO	DITAO

BIT37	BIT36	BIT35	BIT34	BIT33	BIT32	BIT31	BIT30	BIT29	BIT28	BIT27	BIT26	BIT25	BIT24	BIT23	BIT22	BIT21	BIT20	BIT19
D17	D16	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	END

EEPROM ARRAY 3

BIT18	BIT17	BIT16	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
SPF13	SPF12	SPF11	SPF10	SPF09	SPF08	SPF07	SPF06	SPF05	SPF04	SPF03	SPF02	SPF01	FR20	FR21	FR22	FR10	FR11	FR12

BIT37	BIT36	BIT35	BIT34	BIT33	BIT32	BIT31	BIT30	BIT29	BIT28	BIT27	BIT26	BIT25	BIT24	BIT23	BIT22	BIT21	BIT20	BIT19
SPF32	SPF31	SPF30	SPF29	SPF28	SPF27	SPF26	SPF25	SPF24	SPF23	SPF22	SPF21	SPF20	SPF19	SPF18	SPF17	SPF16	SPF15	SPF14

MCD469

A00 represents the MSB of RIC A, B00 is the MSB of RIC C, etc.

FR10 represents the MSB of Frame 1 (valid for RICs A and B), FR20 is the MSB of Frame 2 (RICs C and D).

Fig.17 EEPROM memory organization.





Description of the Special Programmed Function (SPF) bits

The following features can be selected by appropriate programming of the special programmed function bits as shown in Table 9.

Table 9	Special Programmed Function (SPF) bits	5
---------	--	---

SPF	BIT	FUNCTION
SPF01	0	Alert-only mode.
	1	Display pager mode.
SPF02	0	512 bits/s data rate.
	1	1200 bits/s data rate, possible with 76.8 kHz crystal only.
SPF03	0	32768 Hz crystal configuration.
	1	76800 Hz crystal configuration.
SPF04, SPF05		Receiver establishment time (depending on data rate).
	00	7.8 ms/512 bits/s; 53.3 ms/1200 bits/s.
	01	15.6 ms/512 bits/s; 6.7 ms/1200 bits/s.
	10	31.3 ms/512 bits/s; 13.3 ms/1200 bits/s.
	11	62.5 ms/512 bits/s; 26.7 ms/1200 bits/s.

PCF5001

SPF	BIT	FUNCTION
SPF06, SPF07		Duplicate call suppression time-out and out-of-range hold-off time-out.
	00	30 s.
	01	60 s.
	10	120 s.
	11	240 s.
SPF08	0	Voltage converter disabled, if SPF01 = 1 (Display pager mode).
	1	Voltage converter enabled, if SPF01 = 1 (Display pager mode).
SPF09	0	Silent override on address C disabled.
	1	Silent override on address C enabled.
SPF10	0	Silent override on address D disabled.
I	1	Silent override on address D enabled.
SPF11	0	Vibrator output disabled.
	1	Vibrator output enabled.
SPF12	0	Call termination criteria combination method (note 1).
	1	Call termination criteria defined by SPF13.
SPF13	0	Numeric data deformatting, call termination on first uncorrectable codeword.
	1	Numeric data deformatting on function code 00 only, call termination on two uncorrectable codewords.
SPF14	0	Duplicate call suppression disabled.
	1	Duplicate call suppression enabled.
SPF15	0	Out of range indication at OL output disabled, hold-off period is zero regardless of SPF06 and SPF07 setting.
	1	Out of range indication at OL output enabled, hold-off period is according to SPF06 and SPF07 setting.
SPF16	0	Repeat alert disabled.
	1	Repeat alert enabled.
SPF17	0	Call data output on OL disabled.
	1	Call data output on OL enabled.
SPF18	-	Spare.
SPF19	_	Program always 0.
SPF20 to SPF30	-	Spares.
SPF31	0	Alerter frequency 2048 Hz.
	1	Alerter frequency 2731 Hz.
SPF32	0	Frequency reference output 16384 Hz if SPF01 = 1 (Display pager mode).
	1	Frequency reference output 32768 Hz if SPF01 = 1 (Display pager mode).

Note

1. Call termination on:

- a) First codeword immediately following address codeword uncorrectable.
- b) Two consecutive codewords uncorrectable.

PCF5001

POCSAG Paging Decoder

EEPROM Write operation

The program mode is entered in OFF status by setting the PD input LOW and the PS input HIGH at any time. The program mode is left and normal operation resumed by either removing the power supply or setting the PD input HIGH after the 38th data bit while continuing to clock the PS input. The three EEPROM arrays can be programmed in any order. Selection of array is made during the second and third pulse on the PS input. The program mode has to be left after programming of each array.

After entering the program mode, keeping input PD LOW during the first pulse on PS selects Memory Write operation. After selection of the current array an erase cycle of duration t_{PEW} has to be carried out, during which the supply voltage at V_{SS} input must be at least V_{PG} . Program data for the selected array is entered bit by bit using PD as data input and the rising edge on PS as data strobe pulse. See Fig.19 for timing during an EEPROM write operation.

After the last bit a special write cycle of duration t_{PEW} has to be carried out again, during which the supply voltage at V_{SS} input must be V_{PG} . During conditions when the supply voltage is increased to V_{PG} the maximum DC ratings at V_{ref} must not be exceeded. When the on-chip voltage converter is enabled a voltage regulator diode or a damping resistor of sufficiently low impedance has to be connected between V_{ref} and V_{SS} to limit the voltage level at V_{ref} during program operation.

EEPROM Read operation

After entrance to the program mode, keeping input PD HIGH during the first pulse on PS selects Memory Read operation. After selection of the current array the programmed data is output bit-by-bit using PD as data output. A positive edge on PS input switches to the next bit. See Fig.19 for timing during an EEPROM read operation.

Read-back operation via Microcontroller Interface

In display pager mode, the PCF5001 is capable of delivering the EEPROM contents to an external microcontroller using the serial interface outputs DO and DS. The EEPROM data transfer mode is selected by applying a LOW to input ON and a HIGH to input SK while pulsing the SR input, and the interface is enabled (IE is HIGH). The data transfer is started by a logic HIGH level on SR. The HIGH level on SR must be removed before the end of the tenth output byte, otherwise the transfer is aborted and restarted. The minimum pulse duration corresponds with t_{SPD} in the status interrogation timing (see Fig.7). The transfer is organized as 15-byte transfers. The contents of each array are extended to 40 bits by trailing zeros. The EEPROM data transfer starts with array 1, bit 0. A valid data bit at DO is indicated by a LOW-level on DS as shown in Fig.20.

During EEPROM Read-back operation, the PCF5001 configuration and the outputs FL, OL are undefined. After completion of the Read-Back operation, the PCF5001 will re-enter the programmed configuration.

Voltage converter

The PCF5001 contains a switched capacitor-type on-chip voltage converter, which can provide doubled supply voltage to the external microcontroller and display control devices. The microcontroller interface signals are level shifted accordingly.

A capacitor of 100 nF (C_S) must be connected between pins CP and CN while a load capacitor of 10 μ F is connected to V_{ref} as shown in Fig.22. The voltage converter operates in display pager mode only, when enabled by programming SPF08 (see Table 9).



PCF5001



Test modes of the decoder

The decoder supports two test modes, which are intended for use during pager production and type approval tests.

BOARD TEST MODE

Board test mode is selected by setting the PD input LOW at any time. In this test mode the following features are provided:

- 1. Receiver enable output is set constantly HIGH.
- 2. Output AL is activated by a LOW-level on ON input.
- 3. Output AH is activated by a HIGH-level on SR input.
- 4. Outputs OL and OM are activated by a HIGH-level on SK input.

Exit from board test mode is achieved by setting input PD HIGH.

PAGER TEST MODE (TYPE APPROVAL MODE)

Pager test mode is entered by reception of a valid call while board test mode is active, see above. In pager test mode:

- 1. Call alert cadences are terminated after 2 seconds.
- 2. Duplicate call suppression is disabled.

Exit from pager test mode is achieved by disconnecting the power supply from the decoder.

PCF5001

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{SS}	supply voltage	note 1	+0.5	-8.0	V
V _{PG}	programming supply voltage		-5.5	-	V
VI	input voltage on pins FL, DS, DO, OR, BL, AI, ON, SK, SR and IE		+0.8	$V_{ref} - 0.8$	V
VI	input voltage on any other pin		+0.8	V _{SS} – 0.8	V
P _{tot}	total power dissipation		-	250	mW
Po	power dissipation per output		-	100	mW
I _I	maximum input current (any input)		-	10	mA
I _{O(max)}	maximum output current				
	any output except AL		-	20	mA
	output AL		_	70	mA
T _{stg}	storage temperature		-55	+125	°C
T _{amb}	operating ambient temperature		-40	+85	°C

Note

1. Input V_{DD} is referred to as common, 0 V.

DC CHARACTERISTICS

 V_{DD} = 0 V; V_{SS} = –2.7 V; V_{ref} = 2.7 V; T_{amb} = 25 °C; unless otherwise specified. Quartz crystal parameters: f = 76800 Hz; $R_{S(max)}$ = 40 kΩ; C_L = 12 pF. Decoder Mode programmed as Alert-only (SPF01 = 0).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	•	•		•		
V _{SS}	supply voltage	all outputs open-circuit				
		$T_{amb} = -10$ to +85 °C	-1.5	-2.7	-6.0	V
		$T_{amb} = -40$ to +85 °C	-1.8	-2.7	-6.0	V
I _{SS}	supply current	note 1	-	-60	-100	μA
V _{PG}	programming supply voltage	note 2	-4.5	-5.0	-5.5	V
I _{PG}	programming supply current		-	-500	-	μA

PCF5001

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Inputs	-		I	4		-1
V _{IL1}	LOW level input voltage PD, PS, DI, BS, TS, TT and X1		0.7V _{SS}	-	_	V
V _{IL2}	LOW level input voltage AI, ON, SR, SK and IE		0.7V _{ref}	-	-	V
V _{IH1}	HIGH level input voltage PD, PS, DI, BS, TS, TT and X1		-		0.3V _{SS}	V
V _{IH2}	HIGH level input voltage AI, ON, SR, SK and IE		-	-	0.3V _{ref}	V
l _l	input current					
	BS, PS, TS and TT	$V_{I} = V_{DD}$	7.0	_	20.0	μA
	PD	$V_I = V_{SS}$	-9.0	_	-24.0	μA
	DI	$V_{I} = V_{DD}; RE = 0$	7.0	_	20.0	μA
	DI	$V_{I} = V_{DD}; RE = 1$	0	_	0.5	μA
	ON and SK	$V_{I} = V_{SS}$	-0.5	-0.8	-1.1	μA
	AI and SR	$V_{I} = V_{DD}$	7.0	_	20.0	μA
CI	input capacitance BS, DI, PD, PS, TS, TT, AI, ON, SR, SK, IE and X1		2	-	-	pF
Outputs				-	-	4
I _{OL}	LOW level output current					
	OL, OM and AH	V _{OL} = -1.35 V	100	_	_	μA
i	DO, DS, BL, FL and OR	V _{OL} = -1.35 V	100	_	_	μA
l	AL	V _{OL} = -1.5 V	17.5	_	_	mA
l	RE	V _{OL} = 2.2 V	200	_	_	μA
I _{OH}	HIGH level output current				+	1
	OL, OM and AH	V _{OH} = -1.35 V	-0.8	_	-1.8	mA
l	DO, DS, BL, FL and OR	V _{OH} = -1.35 V	-100	_	_	μA
l	AL	AL high-impedance	_	_	-0.2	μΑ
l	RE	V _{OH} = -0.5 V	-1.0	_	_	mA
Oscillator				4		
C _{XO}	output capacitance X2			40	-	pF
9 _m	oscillator transconductance	V _{SS} = -1.5 V	15	29	43	μS
1		V _{SS} = -6.0 V	25	39	55	μS
V _{PU}	power-up reset threshold voltage		-	-1.2	-	V

Notes

- 1. All inputs = V_{SS} ; voltage converter off; all outputs open-circuit.
- 2. See Section "EEPROM Write operation" and Chapter "Limiting values" for limitations of V_{ref} when programming while the voltage converter is enabled.

PCF5001

DC CHARACTERISTICS (WITH VOLTAGE CONVERTER)

 $\begin{array}{l} \mathsf{V}_{\text{DD}}=0 \; \mathsf{V}; \; \mathsf{V}_{\text{SS}}=-3.0 \; \mathsf{V}; \; \mathsf{V}_{\text{ref}}=-6.0 \; \mathsf{V}; \; \mathsf{T}_{\text{amb}}=25 \; ^{\circ}\text{C}. \\ \text{Quartz crystal parameters: } \mathsf{f}=76800 \; \text{Hz}; \; \mathsf{R}_{\text{S}(\text{max})}=40 \; \text{k}\Omega; \; \mathsf{C}_{\text{L}}=12 \; \text{pF}. \\ \text{Decoder Mode programmed as Display Pager (SPF01=1).} \\ \text{Voltage converter enabled (SPF08=1); } \mathsf{C}_{\text{s}}=100 \; \text{nF}. \end{array}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Supply								
V _{SS}	supply voltage		-1.5	-	-3.0	V		
Voltage co	Voltage converter							
V _{ref0}	output voltage; no load	V _{SS} = -3.0 V	-5.8	-	-6.0	V		
V _{ref}	output voltage	$V_{SS} = -2.0 \text{ V}; \text{ I}_{ref} = 250 \mu\text{A}$	-3.0	-3.5	_	V		
I _{ref}	output current	$V_{SS} = -2.0 \text{ V}; V_{ref} = -2.7 \text{ V}$	400	600	_	μA		
		$V_{SS} = -3.0 \text{ V}; V_{ref} = -4.5 \text{ V}$	600	900	_	μA		
Inputs	Inputs							
l	input current							
	AI, ON, SR and SK	$V_I = V_{ref}$	-	0	-0.5	μA		
	ON and SK	$V_I = V_{DD}$	-	0	±0.5	μA		
	SR	$V_I = V_{DD}; V_{ref} = -6.0 V$	-	17	-	μA		

AC CHARACTERISTICS

 V_{DD} = 0 V; V_{SS} = –2.7 V; T_{amb} = 25 °C.

Quartz crystal parameters: f = 32768 or 76800 Hz; $R_{S(max)}$ = 40 k Ω ; C_L = 12 pF. Decoder Mode programmed as Display or Alert-only Pager (SPF01 = 1 or 0).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Alert frequ	iency	·				
f _{AL}	alert frequency	SPF31 = 0	-	2048	-	Hz
f _{AWH}	high alert warble frequency	_	-	1024	-	Hz
f _{AWL}	low alert warble frequency		-	16	_	Hz
f _{AL}	alert frequency	SPF31 = 1	-	2731	_	Hz
f _{AWH}	high alert warble frequency		-	1365	_	Hz
f _{AWL}	low alert warble frequency		-	16	_	Hz
f _{FL}	frequency reference FL	SPF32 = 0	-	16384	_	Hz
		SPF32 = 1	-	32768	_	Hz

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Call alert o	luration		L	-!		
t _{ALT}	time-out period		-	16	_	s
t _{ALL}	alert time LOW (AL output only)		-	4	_	s
t _{ALH}	alert time HIGH (AH and AL outputs)		-	12	-	S
t _{ALC}	call alert cycle time	see Fig.9	_	1	-	s
t _{ALP}	call alert pulse duration	see Fig.9	-	125	-	ms
t _{ALD}	call alert hold off period	see Fig.8	52	-	_	ms
t _{RPT}	repeat alert duration	see Fig.11	-	_	4	s
t _{RCR}	repeat alert recurrence time	see Fig.11	-	-	15	s
t _{RCP}	repeat alert cycle time		-	-	500	ms
t _{RPD}	repeat alert pulse duration		-	-	250	ms
t _{STON}	status alert time	see Fig.10	-	-	62.5	ms
t _{STOF}	status alert delay	see Fig.10	-	-	62.5	ms
t _{SUA}	start-up alert time	SPF02 = 0; see Fig.13	-	-	500	ms
		SPF02 = 1; see Fig.13	-	-	453	ms
t _{ORA}	out-of-range alert pulse width	see Fig.12	-	-	62.5	ms
t _{ORD}	out-of-range alert time	see Fig.12	-	-	2	s
t _{BLAL}	battery LOW-level alert time		-	-	16	S
Receiver o	ontrol					
t _{RXT}	RE transition time	C _L = 5 pF	-	-	100	ns
t _{RXON}	RE establishment time	SPF04 = 0; SPF05 = 1	-	7.8	62.5	ms
Data outpu	ut					-
f _{DO}	data output rate		-	2048	_	bits/s
t _{DSD}	strobe period call data	see Fig.15	480	-	495	μs
t _{DSE}	strobe period EEPROM data	see Fig.20	200	488	1150	μs
t _{DSW}	data strobe pulse width	see Fig.15	230	_	250	μs
t _{TDO}	data output transition time	C _L = 10 pF; see Fig.15	-	-	100	ns
t _{DOS}	data output set-up time	see Fig.15	-	_	135	μs
t _{DOH}	data output hold time	see Fig.15	115	_	_	μs
t _{BYD}	consecutive byte delay		1210	_	1225	μs
t _{CWD}	inter-codeword delay	1200 bits/s numeric message	3420	-	-	μs
t _{ST}	start condition set-up time	see Fig.15	4750	-	-	μs
t _{SP}	stop condition set-up time	see Fig.15	595	-	615	μs
t _{STL}	start bit period OL output		480	-	495	μs
t _{SPL}	stop bit period OL output		480	488	495	μs
t _{SDD}	SPF output delay	see Fig.20	1	-	10	ms

PCF5001

TIMING CHARACTERISTICS

 $\begin{array}{l} \mathsf{V}_{\mathsf{D}\mathsf{D}}=0 \; \mathsf{V}; \; \mathsf{V}_{\mathsf{S}\mathsf{S}}=-2.7 \; \mathsf{V}; \; \mathsf{T}_{\mathsf{amb}}=25 \; ^{\circ}\mathsf{C}. \\ \text{Quartz crystal parameters: } \mathsf{f}=32768 \; \text{or } 76800 \; \text{Hz}; \; \mathsf{R}_{\mathsf{S}(\mathsf{max})}=40 \; \mathsf{k}\Omega; \; \mathsf{C}_{\mathsf{L}}=12 \; \text{pF}. \\ \text{Decoder Mode programmed as Display or Alert-only Pager (SPF01=1 \; \text{or } 0). } \end{array}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating	frequency dependent					•
f _{osc}	oscillator frequency	SPF03 = 0	-	32768	-	Hz
		SPF03 = 1	_	76800	-	Hz
t _{TDI}	data input transition time		-	-	100	μs
t _{DI1}	data input logic 1		-	∞	_	
t _{DI0}	data input logic 0		-	∞	-	
f _{DI}	data input rate	SPF02 = 0	-	512	-	bits/s
t _{BIT}	bit period		-	1.9531	-	ms
t _{CW}	codeword duration	_	_	62.5	-	ms
t _{PA}	preamble duration		1125	-	_	ms
t _{BAT}	batch duration		-	1062.5	-	ms
f _{DI}	data input rate	SPF02 = 1; f _{osc} = 76800 Hz	-	1200	-	bits/s
t _{BIT}	bit period		_	833.3	-	ms
t _{CW}	codeword duration		_	26.7	_	ms
t _{PA}	preamble duration		480	-	-	ms
t _{BAT}	batch duration		_	453.3	-	ms
Alert only	mode (SPF01 = 0)					•
t _{SDB}	switch debounce period		-	62.5	-	ms
Display pa	ger mode (SPF01 = 1); see Figs	6 and 7	·	1		•
t _{STP}	status set-up time	f _{osc} = 32768 Hz	35	_	_	μs
t _{STD}	status change delay	-	_	-	35	μs
t _{IEH}	interface enable hold time		35	-	-	μs
t _{STH}	status hold time	-	35	-	-	μs
t _{SPD}	status pulse duration	-	35	-	_	μs
t _{STP}	status set-up time	f _{osc} = 76800 Hz	15	-	-	μs
t _{STD}	status change delay		-	_	15	μs
t _{IEH}	interface enable hold time		15	_	-	μs
t _{STH}	status hold time		15	_	-	μs
t _{SPD}	status pulse duration		15	-	-	μs

PCF5001

PROGRAMMING CHARACTERISTICS

 $V_{DD} = 0 \text{ V}$; $V_{SS} = V_{PG} = -5.0 \text{ V}$ (see notes 1, 2 and 3); $V_{ref} = V_{SS}$; pins 2 and 3 open-circuit; $T_{amb} = 25 \text{ °C}$. Quartz crystal parameters: f = 32768 Hz; $R_{S(max)} = 40 \text{ k}\Omega$; $C_L = 12 \text{ pF}$. Decoder in OFF status.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Programming; see Fig.19								
t _{RES}	power-up reset pulse width	note 4	35	-	-	μs		
t _{PEW}	erase/write time		10	-	-	ms		
f _{EW}	erase/write frequency		1.0	1.5	2.0	MHz		
t _{EW}	erase/write cycles		1000	10000	-	-		
t _{DR}	data retention time	T _{amb} = 85 °C	10	-	-	years		
t _{PCH}	data clock HIGH time	note 4	65	-	-	μs		
t _{PCL}	data clock LOW time	note 4	65	-	-	μs		
t _{PRS}	read set-up time	note 4	-	-	35	μs		
t _{PSI}	data set-up time on input	note 4	35	-	-	μs		
t _{PSO}	data set-up time on output	note 4	-	-	35	μs		
t _{PDH}	data hold time	note 4	35	-	-	μs		

Notes

- 1. $V_{SS} = V_{PG}$ only required during erase/write (t_{PEW} in Fig.19), otherwise $V_{SS(min)} = -1.5$ V.
- 2. Maximum voltage for programming (V_{PG}) is -5.5 V.
- 3. See Section "EEPROM Write operation" and Chapter "Limiting values" for limitations of V_{ref} when programming while the voltage converter is enabled.
- 4. EEPROM programming is also possible at higher frequencies (76.8 kHz or 153.6 kHz). The timings shown then become proportionally smaller.

PCF5001

POCSAG Paging Decoder

APPLICATION INFORMATION



