# INTEGRATED CIRCUITS

# DATA SHEET



# PCA9555 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

Product data Supersedes data of 2002 May 13





# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555



### **FEATURES**

- Operating power supply voltage range of 2.3 V–5.5 V
- 5 V tolerant I/Os
- Polarity inversion register
- Active low interrupt output
- Low stand-by current
- Noise filter on SCL/SDA inputs
- No glitch on power-up
- Internal power-on reset
- 16 I/O pins which default to 16 inputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Four packages offered: SO24, SSOP24, TSSOP24, and HVQFN24

DESCRIPTION

The PCA9555 is a 24-pin CMOS device that provide 16 bits of General Purpose parallel Input/Output (GPIO) expansion for

I<sup>2</sup>C/SMBus applications and was developed to enhance the Philips family of I<sup>2</sup>C I/O expanders. The improvements include higher drive capability, 5V I/O tolerance, lower supply current, individual I/O configuration, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, pushbuttons, LEDs, fans, etc.

The PCA9555 consist of two 8-bit Configuration (Input or Output selection); Input, Output and Polarity inversion (Active high or Active low operation) registers. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each Input or Output is kept in the corresponding Input or Output register. The polarity of the read register can be inverted with the Polarity Inversion Register. All registers can be read by the system master. Although pin to pin and I<sup>2</sup>C address compatible with the PCF8575, software changes are required due to the enhancements and are discussed in Application Note AN469.

The PCA9555 open-drain interrupt output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed  $I^2C$  address and allow up to eight devices to share the same  $I^2C$ /SMBus. The fixed  $I^2C$  address of the PCA9555 is the same as the PCA9554 allowing up to eight of these devices in any combination to share the same  $I^2C$ /SMBus.

# ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
24-Pin Plastic SO	−40 to +85 °C	PCA9555D	PCA9555D	SOT137-1
24-Pin Plastic SSOP	−40 to +85 °C	PCA9555DB	PCA9555	SOT340-1
24-Pin Plastic TSSOP	−40 to +85 °C	PCA9555PW	PCA9555	SOT355-1
24-Pin Plastic HVQFN	–40 to +85 °C	PCA9555BS	9555	SOT616-1

Standard packing quantities and other packaging data are available at www.philipslogic.com/packaging. I<sup>2</sup>C is a trademark of Philips Semiconductors Corporation.

SMBus as specified by the Smart Battery System Implementers Forum is a derivative of the Philips I<sup>2</sup>C patent.

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

# PIN CONFIGURATION — SO, SSOP, TSSOP




Figure 1. Pin configuration — SO, SSOP, TSSOP

# PIN CONFIGURATION — HVQFN




Figure 2. Pin configuration — HVQFN

# **PIN DESCRIPTION**

SO, SSOP, TSSOP PIN NUMBER	HVQFN PIN NUMBER	SYMBOL	FUNCTION
1	22	INT	Interrupt output (open drain)
2	23	A1	Address input 1
3	24	A2	Address input 2
4–11	1–8	I/O0.0–I/O0.7	I/O0.0 to I/O0.7
12	9	$V_{SS}$	Supply ground
13–20	10–17	I/O1.0–I/O1.7	I/O1.0 to I/O1.7
21	18	A0	Address input 0
22	19	SCL	Serial clock line
23	20	SDA	Serial data line
24	21	$V_{DD}$	Supply voltage

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

# **BLOCK DIAGRAM**





Figure 3. Block diagram

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

### SIMPLIFIED SCHEMATIC OF I/Os



NOTE: At Power-on Reset, all registers return to default values.

Figure 4. Simplified schematic of I/Os

# I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high impedance input with a weak pull-up to  $V_{DD}$ . The input voltage may be raised above  $V_{DD}$  to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low impedance path that exists between the pin and either  $\rm V_{DD}$  or  $\rm V_{SS}$ .

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

### **REGISTERS**

# **Command Byte**

Command	Register
0	Input port 0
1	Input port 1
2	Output port 0
3	Output port 1
4	Polarity inversion port 0
5	Polarity inversion port 1
6	Configuration port 0
7	Configuration port 1

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

# Registers 0 and 1 — Input Port Registers

This register is an input-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

# Registers 2 and 3 — Output Port Registers

bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
default	1	1	1	1	1	1	1	1
bit	01.7	O1.6	O1.5	01.4	O1.3	01.2	01.1	01.0
default	1	1	1	1	1	1	1	1

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as outputs by Register 6 and 7. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

### Registers 4 and 5 — Polarity Inversion Registers

bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
default	0	0	0	0	0	0	0	0
bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
default	0	0	0	0	0	0	0	0

This register allows the user to invert the polarity of the Input Port register data. If a bit in this register is set (written with '1'), the Input Port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the Input Port data polarity is retained.

# Registers 6 and 7 — Configuration Registers

bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
default	1	1	1	1	1	1	1	1
bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
default	1	1	1	1	1	1	1	1

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. Note that there is a high value resistor tied to  $V_{DD}$  at each pin. At reset the device's ports are inputs with a pull-up to  $V_{DD}$ .

### **POWER-ON RESET**

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9555 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9555 registers and SMBus state machine will initialize to their default states.

# **DEVICE ADDRESS**




Figure 5. PCA9555 address

### **BUS TRANSACTIONS**

# Writing to the port registers

Data is transmitted to the PCA9555 by sending the device address and setting the least significant bit to a logic 0 (see Figure 5 for device address). The command byte is sent after the address and determines which register will receive the data following the command byte.

The eight registers within the PCA9555 are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion Ports, and Configuration Ports. After sending data to one register, the next data byte will be sent to the other register in the pair (see Figures and). For example, if the first byte is sent to Output Port (register 3), then the next byte will be stored in Output Port 0 (register 2). There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.

## Reading the port registers

In order to read data from the PCA9555, the bus master must first send the PCA9555 address with the least significant bit set to a logic 0 (see Figure 5 for device address). The command byte is sent after the address and determines which register will be accessed. After a restart, the device address is sent again but this time, the least significant bit is set to a logic 1. Data from the register defined by the command byte will then be sent by the PCA9555 (see Figures 8 and 9). Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional bytes may be read but the data will now reflect the information in the other register in the pair. For example, if you read Input Port 1, then the next byte read would be Input Port 0. There is no limitation on the number of data bytes received in one read transmission but the final byte received, the bus master must not acknowledge the data.

# **Interrupt Output**

The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the input port register is read (see Figure 9). A pin configured as an output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1 or the other way around.

Note that changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.




Figure 6. WRITE to output port registers





Figure 7. WRITE to configuration registers

16-bit I<sup>2</sup>C

**NOTE:** Transfer can be stopped at any time by a STOP condition.

Figure 8. READ from register



NOTES: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to 00 (read input port port register).

Figure 9. READ input port register — scenario 1

16-bit I<sup>2</sup>C


and

**SMBus** 

0

port with interrupt

PCA9555



**NOTES:** Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to 00 (read input port port register).

Figure 10. READ input port register — scenario 2

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{DD}$	Supply voltage		-0.5	6.0	V
V <sub>I/O</sub>	DC input current on an I/O		V <sub>SS</sub> - 0.5	6	V
I <sub>I/O</sub>	DC output current on an I/O		_	± 50	mA
l <sub>l</sub>	DC input current		_	± 20	mA
I <sub>DD</sub>	Supply current			160	mA
I <sub>SS</sub>	Supply current			200	mA
P <sub>tot</sub>	Total power dissipation			200	mW
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
T <sub>amb</sub>	Operating ambient temperature		-40	+85	°C

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555

# **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

# **DC CHARACTERISTICS**

 $V_{DD}$  = 2.3 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = –40 to +85  $^{\circ}C$ ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supplies		•			•	
V <sub>DD</sub>	Supply voltage		2.3	_	5.5	V
I <sub>DD</sub>	Supply current	Operating mode; V <sub>DD</sub> = 5.5 V; no load; f <sub>SCL</sub> = 100 kHz	_	135	200	μΑ
I <sub>stbl</sub>	Standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; $V_{I}$ = $V_{SS}$ ; $f_{SCL}$ = 0 kHz; I/O = inputs	_	1.1	1.5	mA
I <sub>stbh</sub>	Standby current	Standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD}$ ; $f_{SCL} = 0 \text{ kHz}$ ; $I/O = \text{inputs}$	_	0.25	1	μА
$V_{POR}$	Power-on reset voltage	No load; $V_I = V_{DD}$ or $V_{SS}$	_	1.5	1.65	V
input SCL;	input/output SDA					
$V_{IL}$	LOW level input voltage		-0.5	_	0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7 V <sub>DD</sub>		5.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4V	3		_	mA
ΙL	Leakage current	$V_I = V_{DD} = V_{SS}$	-1		+1	μΑ
C <sub>I</sub>	Input capacitance	$V_I = V_{SS}$	<b>—</b>	6	10	pF
I/Os	•	•	<u>'</u>	•	•	•
V <sub>IL</sub>	LOW level input voltage		-0.5		0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	5.5	V
		V <sub>OL</sub> = 0.5 V; V <sub>DD</sub> = 2.3–5.5 V; Note 1	8	8–20	_	mA
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.7 V; V <sub>DD</sub> = 2.3–5.5 V; Note 1	10	10–24		mA
		$I_{OH} = -8 \text{ mA}; V_{DD} = 2.3 \text{ V}; \text{ Note 2}$	1.8	_	_	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}; \text{ Note } 2$	1.7			V
	LIIOLI I and and and and and	$I_{OH} = -8 \text{ mA}; V_{DD} = 3.0 \text{ V}; \text{ Note 2}$	2.6			V
V <sub>OH</sub>	HIGH level output voltage	$I_{OH} = -10 \text{ mA}; V_{DD} = 3.0 \text{ V}; \text{ Note 2}$	2.5			V
		$I_{OH} = -8 \text{ mA}; V_{DD} = 4.75 \text{ V}; \text{ Note 2}$	4.1			V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 4.75 \text{ V}; \text{ Note 2}$	4.0			V
I <sub>IH</sub>	Input leakage current	$V_{DD} = 3.6 \text{ V}; V_{I} = V_{DD}$	l –		1	μΑ
I <sub>IL</sub>	Input leakage current	V <sub>DD</sub> = 5.5 V; V <sub>I</sub> = V <sub>SS</sub>	<b>1</b> –		-100	μΑ
C <sub>I</sub>	Input capacitance		<b> </b>	3.7	5	pF
Co	Output capacitance		<u> </u>	3.7	5	pF
Interrupt IN	NT	•	•		•	•
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	_	_	mA
Select Inpu	uts A0, A1, A2	•				•
V <sub>IL</sub>	LOW level input voltage		-0.5	l –	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	5.5	V
ILI	Input leakage current		-1	_	1	μА

- The total current sunk by all I/Os must be limited to 200 mA.
   The total current sourced by all I/Os must be limited to 160 mA.

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555




Figure 11. Definition of timing

# **AC SPECIFICATIONS**

SYMBOL	PARAMETER		RD MODE BUS	FAST Me I <sup>2</sup> C BU		UNITS
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions	4.7	_	1.3	_	μs
t <sub>HD;STA</sub>	Hold time after (repeated) START condition	4.0	_	0.6	_	μs
t <sub>SU;STA</sub>	Repeated START condition setup time	4.7	_	0.6	_	μs
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	_	0.6	_	μs
t <sub>VD;ACK</sub>	Valid time of ACK condition <sup>2</sup>	0.3	3.45	0.1	0.9	μs
t <sub>HD;DAT</sub>	Data in hold time	0	_	0	_	ns
t <sub>VD;DAT</sub>	Data out valid time <sup>3</sup>	300	<u> </u>	50	_	ns
t <sub>SU;DAT</sub>	Data setup time	250	_	100	_	ns
t <sub>LOW</sub>	Clock LOW period	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	Clock HIGH period	4.0	_	0.6	_	μs
t <sub>F</sub>	Clock/Data fall time	T -	300	20 + 0.1C <sub>b</sub> <sup>1</sup>	300	ns
t <sub>R</sub>	Clock/Data rise time		1000	20 + 0.1C <sub>b</sub> <sup>1</sup>	300	ns
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filters	T -	50	_	50	ns
Port Timing			-			-
t <sub>PV</sub>	Output data valid	1 –	200	_	200	ns
t <sub>PS</sub>	Input data setup time	150	_	150	_	ns
t <sub>PH</sub>	Input data hold time	1	_	1	_	μs
Interrupt Tir	ning					
t <sub>IV</sub>	Interrupt valid	_	4	_	4	μs
t <sub>IR</sub>	Interrupt reset		4	_	4	μs


# NOTES:

- C<sub>b</sub> = total capacitance of one bus line in pF.
   t<sub>VD;ACK</sub> = time for Acknowledgement signal from SCL low to SDA (out) low.
   t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL low.

PCA9555

# SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



# DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	Α3	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055		0.043 0.039	0.01	0.01	0.004	0.035 0.016	o°

### Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1350E DATE
SOT137-1	075E05	MS-013			<del>-97-05-22</del> 99-12-27

PCA9555

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



# DIMENSIONS (mm are the original dimensions)

u	JNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
r	mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

### Note


1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT340-1		MO-150			<del>-95-02-04</del> 99-12-27

PCA9555

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



# DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

### Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT355-1		MO-153				<del>-95-02-04</del> 99-12-27

PCA9555

HVQFN24: plastic, heatsink very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1



UNIT	A max.	A <sub>4</sub> max.	b	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	Eh	е	e <sub>1</sub>	e <sub>2</sub>	L	v	w	у	У1
mm	1.00	0.80	0.35 0.18	4.05 3.95	2.25 1.95	4.05 3.95	2.25 1.95	0.5	2.5	2.5	0.50 0.30	0.2	0.1	0.05	0.1

1. Plastic or metal protrusions of 0.076 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT616-1		MO-220		€	<del>-01-06-07-</del> 01-08-08

# 16-bit I<sup>2</sup>C and SMBus I/O port with interrupt

PCA9555



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 07-02

Document order number: 9397 750 10164

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.