
# INTEGRATED CIRCUITS



Product specification Superersedes data of 1998 Sep 29 2000 Aug 30



### PCA8550


#### **FEATURES**

- •4-bit 2-to-1 multiplexer, 1-bit latch
- •5-bit internal non-volatile register
- •Override input forces all outputs to logic 0
- Internal non-volatile register write/readable via I<sup>2</sup>C bus
- •Write-protect pin enables/disables I<sup>2</sup>C writes to register
- 2.5V multiplexed outputs
- •3.3V non-multiplexed output (latched)
- •5V tolerant inputs
- •Useful for 'jumperless' configuration of PC motherboards
- ●Designed for use in Pentium Pro/Pentium II<sup>™</sup> systems

Pentium II is a registered trademark of Intel Corporation

#### DESCRIPTION

The primary function of the 4-bit 2-to-1  $I^2C$  multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. The non-multiplexed output is latched to prevent output value changes during  $I^2C$  writes to the non-volatile register. A write protect input is provided to enable/disable the ability to write to the non-volatile register. An "override" input feature forces all outputs to logic 0.



#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
16-Pin Plastic SO	0°C to +70°C	PCA8550D	SOT109-1
16-Pin Plastic SSOP	0°C to +70°C	PCA8550DB	SOT338-1
16-Pin Plastic TSSOP	0°C to +70°C	PCA8550PW	SOT403-1

#### FUNCTIONAL DESCRIPTION

When the MUX\_SELECT signal is logic 0, the multiplexer will select the data from the non-volatile register to drive on the MUX\_OUT pins. When the MUX\_SELECT signal is logic 1, the multiplexer will select the MUX\_IN lines to drive on the MUX\_OUT pins. The MUX\_SELECT signal is also used to latch the NON\_MUXED\_OUT signal which outputs data from the non-volatile register. The NON\_MUXED\_OUT signal latch is transparent when MUX\_SELECT is in a logic 0 state, and will latch data when MUX\_SELECT is in a logic 1 state. When the active-LOW OVERRIDE# signal is set to logic 0 and the MUX\_SELECT signal is at a logic 0, all outputs will be driven to logic 0. This information is summarized in Table 1. The write protect (WP) input is used to control the ability to write the contents of the 5-bit non-volatile register. If the WP signal is logic 0, the  $l^2C$  bus will be able to write the contents of the non-volatile register. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile register.

The factory default for the contents of the non-volatile register are all logic 0. These stored values can be read or written using the  $I^2C$  bus (described in the next section).

The OVERRIDE#, WP, MUX\_IN, and MUX\_SELECT signals have internal pullup resistors. See the DC and AC Characteristics for hysteresis and signal spike suppression figures.

### PCA8550

PIN NUMBER	SYMBOL	FUNCTION
1	I <sup>2</sup> C SCL	I <sup>2</sup> C bus clock
2	I <sup>2</sup> C SDA	Bi-directional I <sup>2</sup> C bus data
3	OVERRIDE#	Forces all outputs to logic 0
4	MUX_IN A	
5	MUX_IN B	External inputs to multiplexer
6	MUX_IN C	
7	MUX_IN D	
8	GND	Common ground voltage rail
9	MUX_OUT D	
10	MUX_OUT C	2.5V multiplexed output
11	MUX_OUT B	
12	MUX_OUT A	
13	MUX_SELECT	Selects MUX_IN inputs or register contents for MUX_OUT outputs
14	NON_MUXED_OUT	TTL-level output from non-volatile memory
15	WP	Non-volatile register write-protect
16	V <sub>CC</sub>	Positive voltage rail

#### **FUNCTION TABLE**

#### Table 1. Function table

OVERRIDE #	MUX_SELECT	MUX_OUT OUTPUTS	NON_MUXED_OUT OUTPUT
0	0	All 0's	All 0's
0	1	MUX_IN inputs	Latched NON_MUXED_OUT <sup>1</sup>
1	0	From non- volatile register	From non-volatile register
1	1	MUX_IN inputs	From non-volatile register

NOTE

1. Latched NON\_MIXED\_OUT state will be the value present on the NON\_MUXED\_OUT output at the time of the MUX\_SELECT input transitioned from a logic 0 to a logic 1 state.

#### I<sup>2</sup>C Interface

Communicating with this device is initiated by sending a valid address on the  $I^2C$  bus. The address format (see FIgure 1) is a fixed unique 7-bit value followed by a 1-bit read/write value which determines the direction of the data transfer.

MSB							LSB	
1	0	0	1	1	A1	A0	R/W#	
							SW00218	

#### Figure 1. I<sup>2</sup>C Address Byte


Following the address and acknowledge bit are 8 data bits which, depending on the read/write bit in the address, will read data from or write data to the non-volatile register. Data will be written to the register if the read/write bit is logic 0 and the WP input is logic 0. Data will be read from the register if the bit is logic 1. The three high-order bits (see Flgure 2) are logic 0. The next bit is data which is non-multiplexed. The low four bits are the data which will be multiplexed. A write with any of the first three bits non-zero will be aborted.


#### NOTE:

To ensure data integrity, the non-volatile register must be internally write protected when V<sub>CC</sub> to the I<sup>2</sup>C bus is powered down or V<sub>CC</sub> to the component is dropped below normal operating levels.


PCA8550

# 4-bit multiplexed/1-bit latched 5-bit I<sup>2</sup>C EEPROM





### **BLOCK DIAGRAM**



PCA8550

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
VI	DC input voltage	Note 3	–1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC output voltage	Note 3	–0.5 to V <sub>CC</sub> +0.5	V
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SYMBOL	PARAMETER	CONDITIONS	LIN	UNIT	
STWBOL			MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage		3.0	3.6	V
SCL, SDA	V <sub>IL</sub> V <sub>IH</sub> V <sub>OL</sub>	I <sub>OL</sub> = 3 mA	-0.5 2.7	0.9 4.0 0.4	V
OVERRIDE#, MUX_IN, MUX_SELECT	V <sub>IL</sub> V <sub>IH</sub>		-0.5 2.0	0.8 4.0	V
MUX_OUT, NON_MUXED_OUT	I <sub>OL</sub> I <sub>OH</sub>			2.0 -2.0	mA
dt/dv	Input transition rise or fall time		0	10	ns/V
T <sub>A</sub>	Operating temperature		0	70	°C

#### **RECOMMENDED OPERATING CONDITIONS**

#### **DC CHARACTERISTICS**

		LIMIT	S		
SYMBOL	PARAMETER		Temp = 0°C to +70°C 3.0V < V <sub>CC</sub> ≤ 3.6V		
		MIN	MAX	1	
SCL, SDA	$V_{OL} V_{OL} = 0.4 \text{ V}$ $I_{OL} (V_{OL} = 0.4 \text{ V})$ $I_{OL} (V_{OL} = 0.6 \text{ V})$ $I_{IL} (V_{IL} = 0.4 \text{ V})$ $I_{IH} (V_{IH} = 2.4 \text{ V})$ $V_{HYS} ^{1}$	0 -7 -1.5 0.19	0.6 3.0 6.0 -32 -12	V mA mA μA V	
OVERRIDE#, WP, MUX_SELECT	l <sub>IL</sub> I <sub>IH</sub>	-86 -20	-267 -100	μΑ	
$MUX\:A\RightarrowD$	$I_{IL} (V_{IL} = 0.4 V)$ $I_{IH} (V_{IH} = 2.4 V)$	-0.72 -0.166	-2.0 -0.75	mA	
MUX_OUT	$ \begin{array}{l} V_{OL} \; (I_{OL} = 100 \; \mu \text{A}) \\ V_{OL} \; (I_{OL} = 2.0 \; \text{mA}) \\ V_{OH} \; (I_{OH} = -100 \; \mu \text{A}) \\ V_{OH} \; (I_{OH} = -1.0 \; \text{mA}) \end{array} $	-0.3 -0.3 2.0 1.7	0.4 0.7 2.625 2.625	V	
NON_MUXED_OUT	$ \begin{array}{l} V_{OL} \; (I_{OL} = 100 \; \mu \text{A}) \\ V_{OL} \; (I_{OL} = 2.0 \; \text{mA}) \\ V_{OH} \; (I_{OH} = -100 \; \mu \text{A}) \\ V_{OH} \; (I_{OH} = -2.0 \; \text{mA}) \end{array} $	-0.5 -0.5 2.4 2.0	0.4 0.7 3.6 3.6	V	
Icc	Quiescent supply current (V <sub>CC =</sub> 3.3 V) V <sub>I</sub> = 0 V to V <sub>CC</sub>		10	mA	
Icc	Quiescent supply current $V_I = V_{CC}$		500	μA	
C <sub>IN</sub>	All inputs		10	pF	
	ESD protection	2.0		KV	
	Input diode clamp voltage	-1.5		V	

NOTES:

V<sub>HYS</sub> is the hysteresis of Schmitt-Trigger inputs
 Human body model

### NON-VOLATILE STORAGE SPECIFICATIONS

Parameter	Specification
Memory cell data retention	10 years min
Number of memory cell write cycles	3,000 cycles min


#### **AC CHARACTERISTICS**


		LIN	NITS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
T <sub>MPD</sub>	Mux input to output propagation delay		20.0	ns
T <sub>SOV</sub>	MUX_SELECT to output valid		22	ns
T <sub>OVN</sub>	OVERRIDE# to NON_MUX output delay		15.0	ns
T <sub>OVM</sub>	OVERRIDE# to mux output delay		25.0	ns
T <sub>R</sub>	Output rise time	1.0	3.0	ns/V
Τ <sub>F</sub>	Output fall time	1.0	3.0	ns/V
CL	Test load capacitance on Muxed/Non-Muxed outputs		15	pF
	I <sup>2</sup> C BUS			
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	10	400	KHz
T <sub>SCH</sub>	I <sup>2</sup> C clock high time	600		ns
T <sub>SCL</sub>	I <sup>2</sup> C clock low time	1.3		ns
T <sub>DSP</sub>	I <sup>2</sup> C data spike time	0	50	ns
T <sub>SDS</sub>	I <sup>2</sup> C data setup time	100		ns
T <sub>SDH</sub>	l <sup>2</sup> C data hold time	0		ns
T <sub>ICR</sub>	I <sup>2</sup> C input rise time (10–400pF bus)	20	300	ns
T <sub>ICF</sub>	I <sup>2</sup> C input fall time (10–400pF bus)	20	300	ns
T <sub>BUF</sub>	I <sup>2</sup> C bus free time between start and stop	1.3		ns
T <sub>STS</sub>	I <sup>2</sup> C repeated start condition setup	600		ns
T <sub>STH</sub>	I <sup>2</sup> C repeated start condition hold	600		ns
T <sub>SPS</sub>	I <sup>2</sup> C stop condition setup	600		ns
CB	I <sup>2</sup> C bus capacitive load		400	pF
T <sub>W</sub>	Write cycle time <sup>1</sup>	TYPIC	AL = 15	ms

**NOTE:** 1. WRITE CYCLE time can only be measured indirectly during write cycle. The device will not acknowledge its I<sup>2</sup>C address.

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 А D Х = v 🕅 A 16 Q A<sub>2</sub> $(A_3)$ pin 1 index p H H Н 8 | |**- ⊕** w M detail X e 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α D<sup>(1)</sup> E<sup>(1)</sup> Z<sup>(1)</sup> A<sub>2</sub> $A_3$ UNIT $A_1$ С $H_{\rm E}$ L Q w θ bp е Lp v У max. 0.25 10.0 4.0 0.7 0.25 1.45 0.49 6.2 1.0 0.7 1.75 1.27 1.05 0.25 0.25 mm 0.25 0.1 8° 0.10 1.25 0.36 0.19 9.8 3.8 5.8 0.4 0.6 0.3 00 0.028 0.010 0.057 0.019 0.0100 0.39 0.16 0.244 0.039 0.028 inches 0.050 0.041 0.004 0.069 0.01 0.01 0.01 0.004 0.049 0.014 0.0075 0.38 0.15 0.228 0.016 0.020 0.012 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE			EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT109-1	076E07S	MS-012AC				<del>-95-01-23</del> 97-05-22





PCA8550

# 4-bit multiplexed/1-bit latched 5-bit I<sup>2</sup>C EEPROM

NOTES

### PCA8550

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

> Date of release: 08-00 9397 750 07516

Document order number:

9397 750 07516

Let's make things better.



