


C-MOS ASYNCHRONOUS TRANSMITTER/RECEIVER WITH FIFO

—TOP VIEW—



(V_{DD} = +5 V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	O	$\overline{\text{TXRDY1}}$	23	O	$\overline{\text{RTS2}}$
2	I/O	D0	24	I	RD
3	I/O	D1	25	I	SIN2
4	I/O	D2	26	O	SOUT2
5	I/O	D3	27	O	DTR2
6	I/O	D4	28	I	$\overline{\text{CTS2}}$
7	I/O	D5	29	I	$\overline{\text{DSR2}}$
8	I/O	D6	30	I	$\overline{\text{DCD2}}$
9	I/O	D7	31	I	$\overline{\text{RI2}}$
10	I	A0	32	O	$\overline{\text{TXRDY2}}$
11	I	XIN	33	—	V _{DD}
12	—	V _{SS}	34	O	INTR1
13	O	XOUT	35	O	MF1
14	I	A1	36	O	$\overline{\text{RTS1}}$
15	I	A2	37	O	DTR1
16	I	CHSL	38	O	SOUT1
17	O	INTR2	39	I	SIN1
18	I	$\overline{\text{CS}}$	40	I	$\overline{\text{CTS1}}$
19	O	$\overline{\text{MF2}}$	41	I	$\overline{\text{DSR1}}$
20	I	$\overline{\text{WR}}$	42	I	$\overline{\text{DCD1}}$
21	I	MR	43	I	$\overline{\text{RI1}}$
22	—	V _{SS}	44	—	V _{DD}

INPUT

A0 - 2 : REGISTER ADDRESS DATA 0 - 2
 CHSL : CHANNEL SELECT
 $\overline{\text{CS}}$: CHIP SELECT
 $\overline{\text{CTS1, 2}}$: CLEAR TO SEND 1, 2
 $\overline{\text{DCD1, 2}}$: DATA CARRIER DETECT 1, 2
 $\overline{\text{DSR1, 2}}$: DATA SET READY 1, 2
 MR : MASTER RESET
 $\overline{\text{RD}}$: READ
 $\overline{\text{RI1, 2}}$: RING INDICATOR 1, 2
 SIN1, 2 : SERIAL DATA
 $\overline{\text{WR}}$: WRITE
 XIN : EXTERNAL CRYSTAL

OUTPUT

$\overline{\text{DTR1, 2}}$: DATA TERMINAL READY 1, 2
 $\overline{\text{INTR1, 2}}$: INTERRUPT 1, 2
 $\overline{\text{MF1, 2}}$: MULTI-FUNCTION 1, 2
 $\overline{\text{RTS1, 2}}$: REQUEST TO SEND 1, 2
 $\overline{\text{SOUT1, 2}}$: SERIAL DATA 1, 2
 $\overline{\text{TXRDY1, 2}}$: TRANSMITTER READY 1, 2
 XOUT : EXTERNAL CRYSTAL

INPUT/OUTPUT

D0 - D7 : DATA BUS 0 - 7

