


C-MOS UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER WITH FIFO

—TOP VIEW—



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	—	NC	12	—	NC	23	—	NC	34	—	NC
2	I/O	D0	13	O	SOUT	24	I	RD	35	O	OUT2
3	I/O	D1	14	I	CS0	25	I	RD	36	O	RTS
4	I/O	D2	15	I	CS1	26	O	DDIS	37	O	DTR
5	I/O	D3	16	I	CS2	27	O	TXRDY	38	O	OUT1
6	I/O	D4	17	O	BAUDOUT	28	I	ADS	39	I	MR
7	I/O	D5	18	I	XIN	29	I	A2	40	I	CTS
8	I/O	D6	19	O	XOUT	30	I	A1	41	I	DSR
9	I/O	D7	20	I	WR	31	I	A0	42	I	DCD
10	I	RCLK	21	I	WR	32	O	RXRDY	43	I	RI
11	I	SIN	22	—	GND	33	O	INTR	44	—	VDD

INPUT

A0 - 2 : REGISTER ADDRESS DATA
 ADS : ADDRESS STROBE
 CS0, 1, 2 : CHIP SELECT
 CTS : CLEAR TO SEND
 DCD : DATA CARRIER DETECT
 DSR : DATA SET READY
 MR : MASTER RESET
 RCLK : RECEIVER CLOCK
 RD : READ
 RI : RING INDICATOR
 SIN : SERIAL DATA
 WR : WRITE
 XIN : EXTERNAL CRYSTAL

OUTPUT

BAUDOUT : BAUD OUT
 DDIS : DRIVER DISABLE
 DTR : DATA TERMINAL READY
 INTR : INTERRUPT
 OUT1, 2 : OUTPUT 1, 2
 RTS : REQUEST TO SEND
 RXRDY : RECEIVE READY
 SOUT : SERIAL DATA
 TXRDY : TRANSMIT READY
 XOUT : EXTERNAL CRYSTAL

INPUT/OUTPUT

D7 - D0 : DATA BUS

